You are here: Home / Projects / OSADL QA Farm Real-time / CPUs under test / 
2023-10-05 - 04:10

Dates and Events:

OSADL Articles:

2023-03-01 12:00

Embedded Linux distributions

Results of the online "wish list"


2022-01-13 12:00

Phase #3 of OSADL project on OPC UA PubSub over TSN successfully completed

Another important milestone on the way to interoperable Open Source real-time Ethernet has been reached


2021-02-09 12:00

Open Source OPC UA PubSub over TSN project phase #3 launched

Letter of Intent with call for participation is now available


2016-11-12 12:00

Raspberry Pi and real-time Linux

Let's have a look at the OSADL QA Farm data



OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCores ↑MHzBogo​MIPSEffective
res7sarm​v7l0 x 1 x 11,0001205.10. 03:41
r4s6sarm​v7l0 x 1 x 11,0006605.10. 02:06
r2s3arm​v7l0 x 1 x 162462405.10. 01:43
res3saarch​640 x 1 x 11,0001,60005.10. 03:37
res7arm​v7l0 x 1 x 11,0001205.10. 03:40
r8s6arm​v7l1 x 150049805.10. 02:46
r5s7sarm​v7l1 x 15286405.10. 02:23
ras3sarm​v7l1 x 11,30084005.10. 02:57
r2s5ppc1 x 13966605.10. 01:44
r5s5sarm​v7l1 x 160060005.10. 02:17
r3s2riscv641 x 11,00028405.10. 01:48
r1s7arm​v6l1 x 11,00053005.10. 01:40
r5s7arm​v7l1 x 15286405.10. 02:21
r7s3arm​v6l1 x 1700505.10. 02:31
r9s1sarm​v7l1 x 101,25014.04. 18:03
r5s5arm​v7l1 x 160059705.10. 02:15
ras4sarm​v7l1 x 160059707.02. 02:45
r3s5i5861 x 113326505.10. 01:50
r3s7i6861 x 15331,06605.10. 01:53
r4s5arm​v7l1 x 1500005.10. 02:05
r4s8arm​v7l1 x 140039805.10. 02:09
rbs2sx86_​641 x 13,500007.09. 15:06
ras6sarm​v7l1 x 11,0001,98705.10. 03:00
r9s8sarm​v7l1 x 180079605.10. 02:55
r2s2arm​v7l1 x 172049905.10. 01:43
r4s2sarm​v7l1 x 180053005.10. 01:57
ras6arm​v7l1 x 11,0001,98705.10. 02:59
r7s8arm​v7l1 x 11,00099505.10. 02:37
r5s6ppc1 x 153313305.10. 02:21
r7s4arm​v7l1 x 153635105.10. 02:34
r4s2arm​v7l1 x 180079605.10. 01:57
r4s3i5861 x 150099605.10. 02:00
r6s6i6861 x 11,6003,19105.10. 02:28
r2s6i6861 x 11,5002,99905.10. 01:44
r6s5i6861 x 11,5002,99205.10. 02:27
r2s8ppc1 x 14006605.10. 01:45
ras1i6861 x 11,4002,79905.10. 02:56
ras4arm​v7l1 x 150039805.10. 02:58
r4s3si6861 x 11,4662,93205.10. 02:01
r4s8sarm​v7l1 x 140039805.10. 02:09
r7s6arm​v7l1 x 11,00039828.02. 14:10
r8s1i5861 x 130060105.10. 02:40
r7s5i6861 x 11,3002,59305.10. 02:35
r2s1arm​v5tejl1 x 120019905.10. 01:42
r7s8sarm​v7l1 x 11,00079605.10. 02:39
r2s4mips​641 x 180053122.09. 01:44
ras7ppc1 x 13966505.10. 03:00
r9s4i6861 x 21,0003,98805.10. 02:51
r3s6x86_​641 x 21,6606,66605.10. 01:52
r3s4x86_​641 x 21,4005,60010.01. 01:28
rcs5x86_​642 x 12,80011,19805.10. 03:19
rbs6sx86_​642 x 11,3335,33205.10. 03:07
r1s4sarm​v7l2 x 14004805.10. 01:38
rcs3i6862 x 11,4005,58605.10. 03:14
rcs5sx86_​642 x 12,80011,19805.10. 03:20
r9s1x86_​642 x 12,0003,99205.10. 02:49
rcs2x86_​642 x 12,80011,23205.10. 03:13
rbs8arm​v7l2 x 16662,65005.10. 03:10
rcs4x86_​642 x 11,1004,37605.10. 03:17
r3s5sppc2 x 11,20040013.09. 13:56
r6s1x86_​642 x 12,0007,97805.10. 02:25
r6s4x86_​642 x 11,1004,37605.10. 02:27
r1s8i6861 x 21,6006,39805.10. 01:40
r1s4arm​v7l2 x 11,2004805.10. 01:37
r9s5sx86_​642 x 13,50013,99805.10. 02:53
r9s5x86_​642 x 12,70010,77413.07. 03:15
ras5arm​v7l2 x 11,0002405.10. 02:58
r9s4sx86_​642 x 11,3335,34705.10. 02:52
r8s7sx86_​642 x 13,30013,19805.10. 02:47
r4s7sx86_​642 x 11,8337,33205.10. 02:08
ras5sarm​v7l2 x 11,0002405.10. 02:59
r6s2x86_​642 x 11,6679,57605.10. 02:26
r8s7x86_​642 x 12,70010,77605.10. 02:47
r6s7i6862 x 12,3009,17605.10. 02:29
r8s8x86_​642 x 11,3005,14405.10. 02:48
r9s7arm​v7l2 x 11,000005.10. 02:54
ras2x86_​642 x 11,0674,26605.10. 02:56
r1s6x86_​642 x 22,13017,06405.10. 01:39
r6s8x86_​642 x 22,30018,35605.10. 02:30
r4s0x86_​642 x 22,30018,39605.10. 01:55
r8s2x86_​642 x 22,10016,76005.10. 02:41
r5s0x86_​642 x 22,20017,58205.10. 02:10
res5sx86_​642 x 22,20019,20005.10. 03:38
r9s6x86_​642 x 23,00023,94405.10. 02:53
rcs7x86_​642 x 21,80014,39605.10. 03:21
r1s6sx86_​642 x 21,66713,33205.10. 01:39
r5s4x86_​642 x 22,53020,26405.10. 02:13
r7s0x86_​642 x 22,30018,40005.10. 02:30
r8s2sx86_​642 x 22,10016,76005.10. 02:42
res5x86_​642 x 22,20019,20005.10. 03:38
ras0x86_​642 x 22,30018,41705.10. 02:55
r9s0x86_​642 x 22,30018,40005.10. 02:49
rbs0i6862 x 22,50017,60005.10. 03:02
r3s6sx86_​642 x 22,66721,33205.10. 01:52
r0s7sx86_​642 x 23,70029,52805.10. 01:28
r8s0x86_​642 x 22,30018,40005.10. 02:40
r1s1x86_​642 x 22,60021,69605.10. 01:34
r5s4sx86_​642 x 22,53020,26405.10. 02:13
r7s7sx86_​642 x 22,30018,39605.10. 02:37
r4s4ppc4 x 11,20049805.10. 02:02
r3s1i6864 x 12,40019,12705.10. 01:47
rds3x86_​644 x 11,91015,32405.10. 03:29
r2s6saarch​644 x 11,3506405.10. 01:45
rds4x86_​644 x 11,91015,32405.10. 03:30
rds2x86_​644 x 11,91015,32405.10. 03:29
res3x86_​644 x 12,00015,97205.10. 03:36
rbs6x86_​644 x 11,91515,32405.10. 03:06
r9s2sx86_​644 x 11,60012,74830.08. 17:02
rbs3sarm​v7l4 x 11,40035605.10. 03:04
r7s7x86_​644 x 11,60012,76705.10. 02:36
r1s5aarch​644 x 11,20079605.10. 01:38
rbs7arm​v7l4 x 19961205.10. 03:08
r1s2sx86_​644 x 12,30028,00005.10. 01:35
res1sx86_​644 x 11,60014,40005.10. 03:35
rds7x86_​644 x 11,60012,74805.10. 03:32
r8s3x86_​644 x 12,66721,27605.10. 02:42
r2s0x86_​644 x 13,10024,79605.10. 01:41
r1s2x86_​644 x 12,30028,00005.10. 01:35
r4s7i6864 x 11,83314,66405.10. 02:07
r7s2sarm​v7l4 x 11,50072013.07. 02:16
rds1x86_​644 x 11,91015,32405.10. 03:28
rds5x86_​644 x 11,60012,74805.10. 03:31
ras8x86_​644 x 11,60014,40005.10. 03:01
r9s3x86_​644 x 11,60012,74805.10. 02:50
r9s2x86_​644 x 11,60012,74805.10. 02:50
r1s0x86_​644 x 13,10024,79605.10. 01:33
rcs7sx86_​644 x 11,50011,98005.10. 03:23
r1s8sx86_​644 x 11,90015,19605.10. 01:41
rds6x86_​644 x 11,60012,74805.10. 03:31
res8sx86_​644 x 11,90015,05205.10. 03:43
ras8sx86_​644 x 11,60012,74805.10. 03:01
r5s2x86_​644 x 12,70021,69905.10. 02:11
rbs4sx86_​644 x 11,60012,74805.10. 03:05
rcs4sx86_​644 x 11,1008,75205.10. 03:18
r1s3x86_​644 x 12,80022,42405.10. 01:36
res2x86_​644 x 11,60014,40005.10. 03:35
rbs3arm​v7l4 x 19962430.09. 15:32
res8x86_​644 x 11,90015,05205.10. 03:42
res1x86_​644 x 11,60014,40005.10. 03:34
r7s3sarm​v7l4 x 11,40035605.10. 02:33
rds8x86_​644 x 11,60012,74805.10. 03:32
rbs4x86_​644 x 11,2009,60005.10. 03:05
r7s4sarm​v7l4 x 11,5001,08003.10. 14:35
r4s5saarch​644 x 11,60020005.10. 02:06
res6x86_​644 x 11,1008,75205.10. 03:39
r5s3sx86_​644 x 11,60012,74805.10. 02:12
r4s1sarm​v7l4 x 11,50072005.10. 01:56
r7s1x86_​644 x 11,60012,84005.10. 02:31
rbs1x86_​644 x 13,10028,80005.10. 03:02
r4s1arm​v7l4 x 11,50072005.10. 01:56
rbs7sarm​v7l4 x 19962405.10. 03:09
r9s3sx86_​644 x 13,00024,00005.10. 02:51
res4x86_​644 x 11,90015,05225.10. 03:17
res6saarch​644 x 101,60005.10. 03:40
rbs5saarch​644 x 11,6006405.10. 03:06
r3s8i6866 x 13,20038,52005.10. 01:54
r5s1x86_​646 x 13,33340,09205.10. 02:10
rbs5i6864 x 2049,16805.10. 03:06
rcs6x86_​644 x 23,50063,99205.10. 03:21
r4s6x86_​644 x 23,40054,25605.10. 02:06
r8s5i6864 x 23,40054,39205.10. 02:46
r0s1x86_​644 x 22,30055,99205.10. 01:10
res0x86_​644 x 21,80031,99205.10. 03:33
r8s4sx86_​644 x 21,60028,80005.10. 02:45
rcs3sx86_​644 x 23,30052,69605.10. 03:15
rds0x86_​644 x 21,80031,99205.10. 03:27
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r0s3sx86_​644 x 23,60067,20005.10. 01:16
rbs8sx86_​644 x 22,40038,70405.10. 03:10
r1s3sx86_​644 x 23,50056,00026.05. 01:16
r5s3x86_​644 x 22,00031,87205.10. 02:11
r0s1sx86_​644 x 23,30052,80005.10. 01:11
r0s0x86_​644 x 22,50039,99205.10. 01:10
r0s2x86_​644 x 23,50055,86405.10. 01:11
rbs2x86_​644 x 23,20051,20005.10. 03:03
r6s3x86_​644 x 22,20035,12005.10. 02:26
rcs8sx86_​644 x 23,30052,79205.10. 03:27
r8s4x86_​644 x 21,60028,80005.10. 02:43
r3s0i6864 x 23,50055,99205.10. 01:47
ras3aarch​648 x 12,0004,00005.10. 02:57
r0s2sx86_​6410 x 13,70073,99005.10. 01:14
r3s3x86_​646 x 23,33379,99205.10. 01:49
rcs1x86_​646 x 23,46783,37605.10. 03:12
r0s8sx86_​646 x 23,47083,38805.10. 01:33
r0s6x86_​648 x 23,600115,20005.10. 01:24
r0s4sx86_​648 x 23,600115,20005.10. 01:20
r0s5sx86_​648 x 23,600115,20005.10. 01:23
r0s4x86_​648 x 23,600115,20005.10. 01:18
r0s7x86_​648 x 23,600115,20005.10. 01:26
r0s8x86_​648 x 23,600115,20005.10. 01:30
r0s3x86_​648 x 23,600115,20005.10. 01:14
r0s5x86_​648 x 23,500115,20005.10. 01:22
rcs0x86_​648 x 22,40077,36805.10. 03:12
r0s6sx86_​6410 x 23,700147,98005.10. 01:26
rcs8x86_​6416 x 23,700217,15205.10. 03:26
r6s0x86_​642 x 10 x 21,700136,14005.10. 02:24
 

Valid XHTML 1.0 Transitional