You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-07-24 - 16:45

Dates and Events:

Breaking News:

2016-11-12 12:00

Raspberry Pi and real-time Linux

Let's have a look at the OSADL QA Farm data


2016-09-17 12:00

Preemption latency of real-time Linux systems

How to measure it – and how to fix it, if it's too high?


2014-11-18 00:00

Linux real-time: New stable release available -

but next one depends on more support from industrial users



Number of cores/hyperthreads and bogoMIPS (by bogoMIPS) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5arm​v7l1 x 1500024.07. 13:33
r9s7arm​v7l2 x 11000024.07. 14:03
rbs7arm​v7l4 x 19964824.07. 14:24
r2s5ppc1 x 13966624.07. 13:21
ras7ppc1 x 13966524.07. 14:08
r5s6ppc1 x 153313324.07. 13:38
rbs3arm​v7l4 x 190015224.07. 14:22
r2s1arm​v5tejl1 x 120019924.07. 13:20
rbs3sarm​v7l4 x 1120022824.07. 14:22
r7s3sarm​v7l4 x 1120030424.07. 13:45
r7s4arm​v7l1 x 153634824.07. 13:46
r4s2sarm​v7l1 x 180039824.07. 13:31
r4s2arm​v7l1 x 180039824.07. 13:28
ras4arm​v7l1 x 150039824.07. 14:07
r7s6arm​v7l1 x 1100039824.07. 13:47
r1s5ppc2 x 1120040024.07. 13:18
r5s7mips​1 x 149249224.07. 13:38
r2s3arm​v7l1 x 160049524.07. 13:21
r8s6arm​v7l1 x 150049824.07. 13:58
r2s2arm​v7l1 x 172049924.07. 13:20
r1s7arm​v6l1 x 172053024.07. 13:19
r2s8arm​v6l1 x 153253024.07. 13:22
r2s4mips​641 x 180053124.07. 01:21
r5s5arm​v7l1 x 160059724.07. 13:37
r5s5sarm​v7l1 x 160060024.07. 13:38
r8s1i5861 x 130060124.07. 13:55
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s8arm​v7l1 x 1100079624.07. 13:54
r7s8sarm​v7l1 x 1100099324.07. 13:54
r4s3i5861 x 150099624.07. 13:32
r3s7i6861 x 1533106624.07. 13:25
r7s7arm​v7l2 x 11000118124.07. 13:50
r7s2i6861 x 1600119624.07. 13:44
r7s3i6861 x 1800160224.07. 13:45
ras6sarm​v7l1 x 11000198730.05. 14:09
rbs2i6861 x 11000199924.07. 14:21
r7s5i6861 x 11300259324.07. 13:47
r5s8ppc1 x 1400263724.07. 13:39
rbs8arm​v7l2 x 1666265024.07. 14:24
ras1i6861 x 11400279924.07. 14:06
r6s5i6861 x 11500299224.07. 13:41
r2s6i6861 x 11500299924.07. 13:21
r3s2i6861 x 11530306224.07. 13:23
r6s6i6861 x 11600319224.07. 13:42
r1s3x86_​641 x 11800359024.07. 13:17
r9s4i6861 x 21000399024.07. 14:00
r9s1x86_​642 x 12000399224.07. 13:59
r4s8x86_​642 x 11140399924.07. 13:34
ras3aarch​648 x 12000400024.07. 14:07
ras2x86_​642 x 11067426624.07. 14:07
r6s4x86_​641 x 12200438824.07. 13:40
r9s4sx86_​642 x 11333532824.07. 14:01
rcs3i6862 x 11400558624.07. 14:25
r3s4x86_​641 x 21400560024.07. 13:24
r9s8arm​v7l4 x 1996632424.07. 14:03
r1s8i6861 x 21600640024.07. 13:19
r3s6x86_​641 x 21667666624.07. 13:24
r8s8i6862 x 11900758724.07. 13:58
r6s1x86_​642 x 12000798024.07. 13:39
rbs5i6862 x 12000799824.07. 14:23
r6s7i6862 x 12300917624.07. 13:42
r6s2x86_​642 x 11667957624.07. 13:40
r1s2x86_​642 x 12400960024.07. 13:17
rbs4x86_​644 x 11200960024.07. 14:23
ras8i6862 x 125001077624.07. 14:08
r9s5x86_​642 x 127001077624.07. 14:01
r8s7x86_​642 x 127001077624.07. 13:58
rcs2x86_​642 x 128001123324.07. 14:25
r8s2x86_​642 x 129001157224.07. 13:56
r4s7x86_​644 x 116001279624.07. 13:34
r7s1x86_​644 x 116001283924.07. 13:43
r1s4x86_​642 x 216671333224.07. 13:17
rcs7x86_​642 x 218001439624.07. 14:27
r8s4si6864 x 118331466424.07. 13:57
r8s4i6864 x 118331466424.07. 13:57
rbs6x86_​644 x 119901603724.07. 14:23
r4s1sx86_​642 x 221001673824.07. 13:28
r1s6x86_​642 x 221301702424.07. 13:18
r5s0x86_​642 x 222001757924.07. 13:34
r6s8x86_​642 x 223001838024.07. 13:43
r7s0x86_​642 x 223001839624.07. 13:43
r4s0x86_​642 x 223001840024.07. 13:27
r0s1x86_​642 x 223001840024.07. 13:10
ras0x86_​642 x 223001840024.07. 14:06
r8s0x86_​642 x 223001841524.07. 13:55
r9s0x86_​642 x 223001841624.07. 13:59
r3s1i6864 x 124001912824.07. 13:23
rbs0i6862 x 225001995224.07. 14:09
r3s0i6862 x 225001995224.07. 13:22
rcs6x86_​644 x 125001996424.07. 14:26
r0s0x86_​642 x 225001997524.07. 13:10
r5s4x86_​642 x 225302026424.07. 13:36
r5s4si6862 x 225302026424.07. 13:36
r0s2x86_​644 x 126672127724.07. 13:10
r3s6sx86_​642 x 226672133224.07. 13:25
r4s1x86_​642 x 227002155324.07. 13:27
r5s2x86_​644 x 127002169824.07. 13:35
r9s6x86_​642 x 230002394424.07. 14:02
rbs1x86_​644 x 131002480024.07. 14:09
r2s0x86_​644 x 131002481424.07. 13:20
r1s0x86_​644 x 131002481424.07. 13:15
r0s4x86_​642 x 237002954224.07. 13:11
r2s7x86_​644 x 137002959424.07. 13:22
r5s3x86_​644 x 220003187924.07. 13:36
r6s3x86_​644 x 222003512024.07. 13:40
r9s3x86_​644 x 225003669524.07. 14:00
r3s8i6866 x 132003852424.07. 13:26
r9s2x86_​644 x 227004320024.07. 14:00
r0s1sx86_​644 x 233005280024.07. 13:10
r5s1i6864 x 233305318524.07. 13:35
r4s6x86_​644 x 234005425624.07. 13:33
r8s5i6864 x 234005440024.07. 13:57
r9s5sx86_​644 x 234005452824.07. 14:02
r8s7sx86_​644 x 234005452804.07. 01:59
rcs5x86_​644 x 234005455924.07. 14:26
r8s3x86_​644 x 235005587224.07. 13:56
r0s6x86_​644 x 235005590724.07. 13:13
r0s5x86_​644 x 235005590824.07. 13:12
r6s0x86_​648 x 136005778424.07. 13:39
r5s2sx86_​644 x 240006386312.04. 01:34
rcs8x86_​646 x 226706411324.07. 14:27
r0s8x86_​644 x 240006416224.07. 13:14
r3s3x86_​646 x 233337999224.07. 13:23
r0s7x86_​646 x 230008017224.07. 13:13
r0s8sx86_​646 x 234708319624.07. 13:14
rcs1x86_​646 x 234678324824.07. 14:24
r0s3x86_​646 x 236008645724.07. 13:11
r1s1x86_​642 x 16 x 1210013438724.07. 13:16
 

Valid XHTML 1.0 Transitional