You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2018-02-24 - 05:28

Number of cores/hyperthreads and bogoMIPS (by arch) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5saarch​644 x 1160020024.02. 01:35
ras3aarch​648 x 12000400024.02. 02:14
r2s1arm​v5tejl1 x 120019924.02. 01:20
r1s7arm​v6l1 x 120053024.02. 01:19
rbs3arm​v7l4 x 190017624.02. 02:19
r7s3sarm​v7l4 x 1120015224.02. 01:54
ras4arm​v7l1 x 150039824.02. 02:15
r4s8sarm​v7l1 x 140039824.02. 01:37
r7s6arm​v7l1 x 1100039824.02. 01:56
ras5sarm​v7l2 x 110002424.02. 02:15
r7s8sarm​v7l1 x 1100079624.02. 02:00
ras3sarm​v7l8 x 1130074421.05. 14:08
r9s7arm​v7l2 x 11000024.02. 02:12
r8s6arm​v7l1 x 150049824.02. 02:03
r5s5sarm​v7l1 x 160060024.02. 01:42
rbs3sarm​v7l4 x 1120015224.02. 02:20
r5s7arm​v7l1 x 15284824.02. 01:43
rbs7arm​v7l4 x 19962415.02. 14:23
r5s5arm​v7l1 x 160059724.02. 01:41
rbs8arm​v7l2 x 1666265024.02. 02:22
r4s5arm​v7l1 x 1500024.02. 01:35
r4s8arm​v7l1 x 140039824.02. 01:37
r2s3arm​v7l1 x 160049524.02. 01:21
ras6sarm​v7l1 x 11000198724.02. 02:16
r9s8arm​v7l1 x 152859724.02. 02:13
r2s2arm​v7l1 x 172049924.02. 01:21
r5s7sarm​v7l1 x 15286424.02. 01:45
r4s2sarm​v7l1 x 180039824.02. 01:32
ras6arm​v7l1 x 11000198724.02. 02:15
r7s8arm​v7l1 x 1100079624.02. 01:59
ras5arm​v7l2 x 110002424.02. 02:15
r7s4arm​v7l1 x 153635124.02. 01:54
r4s2arm​v7l1 x 180053024.02. 01:30
r8s1i5861 x 130060124.02. 02:00
r4s3i5861 x 150099624.02. 01:34
r2s6i6861 x 11500299924.02. 01:22
r6s5i6861 x 11500299324.02. 01:49
rbs0i6862 x 225001995224.02. 02:17
ras1i6861 x 11400279924.02. 02:14
rbs2i6861 x 11000199924.02. 02:18
r7s5i6861 x 11300259324.02. 01:55
r8s4i6864 x 118331466424.02. 02:02
r3s0i6864 x 235005599224.02. 01:23
r5s4si6862 x 225302026424.02. 01:40
r1s8i6861 x 21600639824.02. 01:19
r6s7i6862 x 12300917624.02. 01:50
r8s8i6862 x 11900758724.02. 02:04
r8s5i6864 x 234005440024.02. 02:03
rcs3i6862 x 11400558824.02. 02:27
r3s2i6861 x 11530306124.02. 01:24
r8s4si6864 x 118331466424.02. 02:02
r7s3i6861 x 1800160224.02. 01:53
r3s7i6861 x 1533106624.02. 01:27
r4s7i6864 x 118331466424.02. 01:36
r3s1i6864 x 124001912724.02. 01:24
ras8i6862 x 125001077424.02. 02:16
r7s2i6861 x 1600119624.02. 01:52
r9s4i6861 x 21000399024.02. 02:08
r3s8i6866 x 132003852724.02. 01:27
rbs5i6862 x 12000799924.02. 02:21
r6s6i6861 x 11600319124.02. 01:50
r5s1i6864 x 233305318524.02. 01:38
r2s4mips​641 x 180053124.02. 01:21
r2s8ppc1 x 14006624.02. 01:23
r5s8ppc1 x 1400263724.02. 01:46
r4s4sppc1 x 1120049821.01. 17:44
ras7ppc1 x 13966524.02. 02:16
r2s5ppc1 x 13966626.01. 13:22
r4s4ppc4 x 1120049824.02. 01:34
r1s5ppc2 x 1120040024.02. 01:18
r5s6ppc1 x 153313324.02. 01:43
rcs6x86_​644 x 135002793224.02. 02:35
rcs1x86_​646 x 234678337624.02. 02:26
r0s1sx86_​644 x 233005280024.02. 01:10
r0s0x86_​644 x 225003999224.02. 01:10
r0s2x86_​644 x 126672127623.02. 13:11
r6s8x86_​642 x 223001838224.02. 01:51
rbs4x86_​644 x 11200960024.02. 02:21
r3s6sx86_​642 x 226672133224.02. 01:26
r0s3x86_​646 x 236008646124.02. 01:11
r4s7sx86_​642 x 11833733024.02. 01:36
r0s5x86_​644 x 235005587224.02. 01:12
r4s6x86_​644 x 234005431724.02. 01:35
r8s0x86_​642 x 223001841524.02. 02:00
r5s3sx86_​644 x 116001274824.02. 01:39
r6s3x86_​644 x 222003523624.02. 01:48
r4s1sx86_​642 x 221001673824.02. 01:29
r7s1x86_​644 x 116001283924.02. 01:52
rbs1x86_​644 x 131002481424.02. 02:17
r4s1x86_​642 x 227002155324.02. 01:28
rbs6sx86_​642 x 11333533224.02. 02:22
rcs8sx86_​644 x 233005279224.02. 02:38
r6s2x86_​642 x 11667958124.02. 01:47
rcs8x86_​646 x 226706414024.02. 02:37
rcs0x86_​642 x 8 x 224007680024.02. 02:23
r2s7x86_​644 x 137002959424.02. 01:22
r1s1x86_​642 x 16 x 1210013438424.02. 01:16
r8s7x86_​642 x 127001077824.02. 02:03
r0s8sx86_​646 x 234708337624.02. 01:15
r7s7sx86_​642 x 223001844824.02. 01:58
ras2x86_​642 x 11067426624.02. 02:14
r4s0x86_​642 x 223001841824.02. 01:28
r8s2x86_​642 x 221001676024.02. 02:01
rbs6x86_​644 x 119901597224.02. 02:21
r0s1x86_​642 x 223001839624.02. 01:10
r3s3x86_​646 x 233337999224.02. 01:24
rcs5sx86_​642 x 128001123224.02. 02:31
r5s0x86_​642 x 222001758324.02. 01:37
r9s1x86_​642 x 12000399124.02. 02:06
r7s7x86_​644 x 116001276723.02. 13:57
r9s6x86_​642 x 230002396724.02. 02:12
r9s1sx86_​642 x 11140399924.02. 02:06
rcs7x86_​642 x 218001439924.02. 02:35
r1s6x86_​642 x 221301702024.02. 01:19
r3s6x86_​641 x 21667666624.02. 01:25
r5s2sx86_​644 x 240006386312.04. 01:34
rcs2x86_​642 x 128001123324.02. 02:26
r5s4x86_​642 x 225302026424.02. 01:40
rcs4x86_​642 x 11100437824.02. 02:27
r8s3x86_​644 x 235005586424.02. 02:01
rcs5x86_​642 x 128001123224.02. 02:28
r2s0x86_​644 x 131002481424.02. 01:20
r1s2x86_​642 x 12400960024.02. 01:17
r6s1x86_​642 x 12000797824.02. 01:47
r7s5sx86_​642 x 133001324805.02. 13:54
r7s0x86_​642 x 223001841724.02. 01:51
r0s6x86_​644 x 235005590824.02. 01:13
r3s4x86_​641 x 21400560024.02. 01:25
r6s4x86_​641 x 12200438924.02. 01:48
r0s5sx86_​644 x 234005456224.02. 01:13
ras0x86_​642 x 223001841924.02. 02:13
r9s3x86_​644 x 225003670524.02. 02:07
r0s4x86_​642 x 237002953224.02. 01:11
r1s4x86_​642 x 216671333224.02. 01:18
r6s0x86_​648 x 136005779224.02. 01:47
r9s2x86_​644 x 227004320024.02. 02:07
r9s5sx86_​644 x 234005455324.02. 02:09
r1s0x86_​644 x 131002481424.02. 01:16
rcs7sx86_​644 x 115001198024.02. 02:36
r9s5x86_​642 x 127001078024.02. 02:09
r9s0x86_​642 x 223001841624.02. 02:05
rcs0sx86_​642 x 20 x 2170013612024.02. 02:25
r5s3x86_​644 x 220003187924.02. 01:38
ras8sx86_​642 x 129001157224.02. 02:17
r0s7x86_​646 x 230008017224.02. 01:14
r5s2x86_​644 x 127002169924.02. 01:38
r0s8x86_​644 x 240006412824.02. 01:15
r9s4sx86_​642 x 11333534724.02. 02:08
r1s3x86_​641 x 11800359024.02. 01:17
r8s7sx86_​642 x 133001324824.02. 02:04
 

Valid XHTML 1.0 Transitional