You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2020-06-01 - 16:54
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by arch) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5saarch​644 x 1160020001.06. 01:34
r1s5aarch​644 x 1120079601.06. 01:17
ras3aarch​648 x 12000400001.06. 02:07
r2s1arm​v5tejl1 x 120019901.06. 01:20
r1s7arm​v6l1 x 120053030.03. 13:19
r7s3arm​v6l1 x 1700501.06. 01:51
ras6arm​v7l1 x 11000198701.06. 02:08
r7s8arm​v7l1 x 1100079601.06. 01:54
ras5arm​v7l2 x 110002401.06. 02:07
r7s4arm​v7l1 x 153634816.10. 14:00
r4s2arm​v7l1 x 180053007.04. 13:30
rbs3arm​v7l4 x 190015201.06. 02:13
r7s3sarm​v7l4 x 1140035601.06. 01:52
ras4arm​v7l1 x 150039826.11. 14:13
r4s8sarm​v7l1 x 140039801.06. 01:36
r7s6arm​v7l1 x 1100039827.04. 01:55
ras5sarm​v7l2 x 110002401.06. 02:08
rbs7sarm​v7l4 x 1996632409.01. 02:23
r7s8sarm​v7l1 x 1100079601.06. 01:55
r9s7arm​v7l2 x 11000001.06. 02:05
ras3sarm​v7l8 x 1130074421.05. 14:08
r8s6arm​v7l1 x 150049801.06. 01:58
r1s4sarm​v7l2 x 14004801.06. 01:17
r5s5sarm​v7l1 x 160060001.06. 01:41
rbs3sarm​v7l4 x 1140035601.06. 02:14
r5s7arm​v7l1 x 15286401.06. 01:45
rbs7arm​v7l4 x 19962402.01. 16:34
r5s5arm​v7l1 x 160059701.06. 01:39
ras4sarm​v7l1 x 160059707.02. 02:45
rbs8arm​v7l2 x 1666265001.06. 02:16
r4s5arm​v7l1 x 1500001.06. 01:34
r7s5sarm​v7l2 x 140040012.03. 14:00
r4s8arm​v7l1 x 140039801.06. 01:36
r7s2sarm​v7l4 x 11500108001.06. 01:50
r5s7sarm​v7l1 x 15284801.06. 01:46
r2s3arm​v7l1 x 160049525.04. 01:23
ras6sarm​v7l1 x 11000198701.06. 02:08
r9s8arm​v7l1 x 160059725.06. 02:14
r9s8sarm​v7l1 x 180079601.06. 02:05
r2s2arm​v7l1 x 172049924.04. 01:20
r1s4arm​v7l2 x 112004801.06. 01:16
r4s2sarm​v7l1 x 180053001.06. 01:29
r4s3i5861 x 150099601.06. 01:31
r8s1i5861 x 130060102.01. 02:02
r3s5i5861 x 113326525.05. 01:26
r9s4i6861 x 21000398801.06. 02:03
r7s2i6861 x 1600119619.07. 13:52
r3s8i6866 x 132003852601.06. 13:19
rbs5i6862 x 12000799908.04. 02:16
r6s6i6861 x 11600319201.06. 01:49
r2s6i6861 x 11500299901.06. 01:22
r6s5i6861 x 11500299228.01. 13:54
rbs0i6862 x 225001760001.06. 02:09
ras1i6861 x 11400279901.06. 02:06
r4s3si6861 x 11466293201.06. 01:32
rbs2i6861 x 11000159901.06. 13:36
r7s5i6861 x 11300259301.06. 01:53
r8s4i6864 x 118331466424.04. 13:59
r3s0i6864 x 235005599201.06. 01:23
r5s4si6862 x 225302026418.03. 13:42
r1s8i6861 x 21600639801.06. 01:18
r6s7i6862 x 12300917612.03. 13:55
r8s5i6864 x 234005439201.06. 01:58
rcs3i6862 x 11400558601.06. 02:19
r3s2i6861 x 11530306101.06. 01:24
r8s4si6862 x 11833733212.03. 14:04
r3s1i6864 x 124001912801.06. 01:24
r3s7i6861 x 1533106601.06. 01:26
r4s7i6864 x 118331466001.06. 01:35
ras8i6862 x 125001077412.03. 14:16
r2s4mips​641 x 180053110.01. 01:23
r5s6ppc1 x 153313301.06. 01:44
r2s8ppc1 x 14006601.06. 01:23
r4s4sppc4 x 112006606.08. 11:25
r5s8ppc1 x 1400263715.07. 01:50
ras7ppc1 x 13966501.06. 02:09
r2s5ppc1 x 13966626.01. 13:22
r4s4ppc4 x 1120049813.07. 13:33
r3s5sppc2 x 1120040012.04. 13:29
r1s0x86_​644 x 131002479601.06. 01:15
rcs7sx86_​644 x 115001198014.04. 14:27
r1s8sx86_​644 x 119001518004.05. 13:19
r9s5x86_​642 x 127001077601.06. 02:04
r9s0x86_​642 x 223001839601.06. 02:00
rds6x86_​644 x 116001274801.06. 02:29
r5s3x86_​644 x 220003187201.06. 01:38
ras8sx86_​644 x 116001274816.04. 14:10
r0s7x86_​648 x 2360011520001.06. 01:13
r0s2sx86_​644 x 235005586406.05. 13:11
r5s2x86_​644 x 127002169901.06. 01:37
r0s8x86_​648 x 2360011520001.06. 13:12
rcs6x86_​644 x 240006399201.06. 02:24
rbs4sx86_​644 x 116001274809.03. 14:21
r9s4sx86_​642 x 11333534701.06. 02:03
r1s3x86_​644 x 235005600026.05. 01:16
r8s7sx86_​642 x 133001324801.06. 01:58
r5s1x86_​644 x 233335344801.06. 01:37
r6s8x86_​642 x 223001835601.06. 01:49
rcs1x86_​646 x 234678337601.06. 02:18
r0s1sx86_​644 x 233005279201.06. 01:10
r3s2sx86_​641 x 11800359001.06. 01:25
r0s0x86_​644 x 225003999201.06. 01:10
r0s2x86_​644 x 235005586401.06. 01:11
r4s6x86_​644 x 234005426401.06. 01:34
rds8x86_​644 x 116001274801.06. 02:32
rbs4x86_​644 x 11200960031.05. 02:15
r3s6sx86_​642 x 226672133201.06. 01:26
r0s3x86_​646 x 236008640013.03. 13:11
r4s7sx86_​642 x 11833733001.06. 01:35
r0s7sx86_​648 x 2360011520020.07. 01:15
r2s6sx86_​644 x 119901599209.03. 01:21
r0s5x86_​644 x 235005587201.06. 01:12
r8s0x86_​642 x 223001840001.06. 01:55
r5s3sx86_​644 x 116001274801.06. 01:38
r6s3x86_​644 x 222003511201.06. 01:48
r4s1sx86_​642 x 221001676801.06. 01:29
r7s1x86_​644 x 116001283917.05. 20:00
rbs1x86_​644 x 131002480001.06. 13:35
r4s1x86_​642 x 227002155301.06. 01:28
rds4x86_​644 x 119101532401.06. 02:28
rcs8sx86_​644 x 233005280001.06. 02:26
r6s2x86_​642 x 11667957802.01. 13:55
rcs8x86_​6416 x 2370021715201.06. 02:25
rcs0x86_​648 x 224007736801.06. 02:16
r2s7x86_​644 x 137002959601.06. 01:22
rbs6sx86_​642 x 11333533201.06. 02:15
r9s3sx86_​644 x 130002400001.06. 02:02
r1s1x86_​642 x 226002169601.06. 01:15
r8s7x86_​642 x 127001077412.03. 14:05
r0s8sx86_​646 x 234708319601.06. 01:14
r8s8x86_​642 x 11300514401.06. 01:59
r7s7sx86_​642 x 223001844818.11. 13:59
ras2x86_​642 x 11067426601.06. 02:07
rds2x86_​644 x 119101532431.05. 14:32
r4s0x86_​642 x 223001840001.06. 01:27
r8s2x86_​642 x 221001676001.06. 01:56
rbs6x86_​644 x 119151532412.03. 14:22
r0s1x86_​644 x 223005599201.06. 01:10
r3s3x86_​646 x 233337999201.06. 13:17
r9s2sx86_​644 x 233505349601.06. 02:02
rcs5sx86_​642 x 128001119801.06. 02:22
r5s0x86_​642 x 222001758101.06. 01:37
rcs3sx86_​644 x 233005269612.03. 14:28
r9s1x86_​642 x 12000399101.06. 02:01
r1s6x86_​642 x 221301706402.03. 13:18
r7s7x86_​644 x 116001276701.06. 01:54
r9s6x86_​642 x 230002396501.06. 02:04
r9s1sx86_​642 x 11140399812.03. 14:08
rcs7x86_​642 x 218001439601.06. 02:25
r3s6x86_​641 x 21667666620.03. 01:27
r1s6sx86_​642 x 216671333201.06. 01:17
rcs5x86_​642 x 128001119801.06. 02:21
rds0x86_​644 x 218003199201.06. 02:26
rds7x86_​644 x 116001274801.06. 02:30
r5s2sx86_​644 x 240006386312.04. 01:34
rcs2x86_​642 x 128001123201.06. 02:19
r5s4x86_​642 x 225302026401.06. 01:39
rcs4x86_​642 x 11100437601.06. 02:20
r8s3x86_​644 x 126672127601.06. 01:57
r2s0x86_​644 x 131002480001.06. 01:19
r1s2x86_​644 x 123002800001.06. 01:16
r6s1x86_​642 x 12000798028.03. 13:51
r4s6sx86_​648 x 136005760010.12. 13:36
r4s6s-t2x86_​642 x 136001440029.08. 01:45
r4s6s-t1x86_​642 x 136001440029.09. 11:13
r7s0x86_​642 x 223001841901.06. 01:50
rds1x86_​644 x 119101532401.06. 02:27
r0s6x86_​644 x 235005587201.06. 01:13
r3s4x86_​641 x 21400560010.01. 01:28
r8s2sx86_​642 x 221001676001.06. 01:56
r6s4x86_​642 x 11100437601.06. 01:48
rds5x86_​644 x 116001274801.06. 02:28
r0s5sx86_​644 x 234005439230.05. 01:12
ras0x86_​642 x 223001841701.06. 02:06
rds3x86_​644 x 119101532401.06. 02:27
r9s3x86_​644 x 116001274817.02. 14:09
r0s4x86_​642 x 237002953201.06. 01:11
r6s0x86_​642 x 10 x 2170013614001.06. 01:47
r1s3sx86_​644 x 235005600026.05. 01:16
r9s2x86_​642 x 223001836401.06. 02:01
r4s6s-lxc1x86_​642 x 136001440023.11. 13:46
r9s5sx86_​644 x 234005439201.06. 02:04
r4s6s-lxc2x86_​642 x 136001440023.11. 13:47
 

Valid XHTML 1.0 Transitional