You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2020-03-30 - 17:38
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by bogoMIPS) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5arm​v7l1 x 1500030.03. 13:38
r9s7arm​v7l2 x 11000012.03. 14:12
r7s3arm​v6l1 x 1700512.03. 13:57
rbs7arm​v7l4 x 19962402.01. 16:34
ras5arm​v7l2 x 110002412.03. 14:15
ras5sarm​v7l2 x 110002412.03. 14:15
r5s7sarm​v7l1 x 15284812.03. 13:51
r1s4sarm​v7l2 x 14004830.03. 13:18
r1s4arm​v7l2 x 112004830.03. 13:17
r5s7arm​v7l1 x 15286412.03. 13:50
r2s5ppc1 x 13966626.01. 13:22
ras7ppc1 x 13966512.03. 14:16
r2s8ppc1 x 14006630.03. 13:22
r5s6ppc1 x 153313312.03. 13:50
rbs3sarm​v7l4 x 1140015212.03. 14:21
rbs3arm​v7l4 x 190015210.02. 14:21
r2s1arm​v5tejl1 x 120019930.03. 13:21
r4s5saarch​644 x 1160020030.03. 13:38
r3s5i5861 x 113326530.03. 13:27
r7s4arm​v7l1 x 153634816.10. 14:00
r7s3sarm​v7l4 x 1140035612.03. 13:58
r4s8arm​v7l1 x 140039830.03. 13:39
ras4arm​v7l1 x 150039826.11. 14:13
r4s8sarm​v7l1 x 140039830.03. 13:40
r7s6arm​v7l1 x 1100039812.03. 14:00
r3s5sppc2 x 1120040030.03. 13:27
r7s5sarm​v7l2 x 140040012.03. 14:00
r2s3arm​v7l1 x 160049530.03. 13:21
r8s6arm​v7l1 x 150049812.03. 14:05
r4s4ppc4 x 1120049813.07. 13:33
r2s2arm​v7l1 x 172049930.03. 13:21
r1s7arm​v6l1 x 172053030.03. 13:19
r4s2sarm​v7l1 x 180053030.03. 13:32
r4s2arm​v7l1 x 180053030.03. 13:31
r2s4mips​641 x 180053110.01. 01:23
r5s5arm​v7l1 x 160059730.03. 13:43
ras4sarm​v7l1 x 160059707.02. 02:45
r9s8arm​v7l1 x 160059725.06. 02:14
r5s5sarm​v7l1 x 160060012.03. 13:47
r8s1i5861 x 130060102.01. 02:02
ras3sarm​v7l8 x 1130074421.05. 14:08
r1s5aarch​644 x 1120079630.03. 13:18
r9s8sarm​v7l1 x 180079612.03. 14:13
r7s8arm​v7l1 x 1100079612.03. 14:01
r7s8sarm​v7l1 x 1100079612.03. 14:02
r4s3i5861 x 150099630.03. 13:34
r3s7i6861 x 1533106630.03. 13:28
r7s2sarm​v7l4 x 11500108012.03. 13:56
r7s2i6861 x 1600119619.07. 13:52
ras6sarm​v7l1 x 11000198712.03. 14:15
ras6arm​v7l1 x 11000198712.03. 14:15
rbs2i6861 x 11000199912.03. 14:18
r7s5i6861 x 11300259312.03. 13:59
r5s8ppc1 x 1400263715.07. 01:50
rbs8arm​v7l2 x 1666265012.03. 14:24
ras1i6861 x 11400279912.03. 14:13
r4s3si6861 x 11466293230.03. 13:35
r6s5i6861 x 11500299228.01. 13:54
r2s6i6861 x 11500299930.03. 13:22
r3s2i6861 x 11530306130.03. 13:25
r6s6i6861 x 11600319212.03. 13:54
r3s2sx86_​641 x 11800359030.03. 13:25
r9s4i6861 x 21000398812.03. 14:10
r9s1x86_​642 x 12000399212.03. 14:07
r9s1sx86_​642 x 11140399812.03. 14:08
ras3aarch​648 x 12000400012.03. 14:14
ras2x86_​642 x 11067426612.03. 14:14
rcs4x86_​642 x 11100437612.03. 14:29
r6s4x86_​642 x 11100437612.03. 13:54
r8s8x86_​642 x 11300514412.03. 14:06
rbs6sx86_​642 x 11333533212.03. 14:23
r9s4sx86_​642 x 11333534712.03. 14:11
rcs3i6862 x 11400558612.03. 14:27
r3s4x86_​641 x 21400560010.01. 01:28
rbs7sarm​v7l4 x 1996632409.01. 02:23
r1s8i6861 x 21600639830.03. 13:19
r3s6x86_​641 x 21667666620.03. 01:27
r4s7sx86_​642 x 11833733030.03. 13:39
r8s4si6862 x 11833733212.03. 14:04
r6s1x86_​642 x 12000798028.03. 13:51
rbs5i6862 x 12000799912.03. 14:22
r6s7i6862 x 12300917612.03. 13:55
r6s2x86_​642 x 11667957802.01. 13:55
rbs4x86_​644 x 11200960002.01. 02:22
ras8i6862 x 125001077412.03. 14:16
r8s7x86_​642 x 127001077412.03. 14:05
r9s5x86_​642 x 127001077612.03. 14:11
rcs5x86_​642 x 128001119812.03. 14:30
rcs5sx86_​642 x 128001119812.03. 14:32
rcs2x86_​642 x 128001123212.03. 14:27
rcs7sx86_​644 x 115001198012.03. 14:35
rds7x86_​644 x 116001274812.03. 14:42
rds5x86_​644 x 116001274812.03. 14:39
r9s3x86_​644 x 116001274817.02. 14:09
rds6x86_​644 x 116001274812.03. 14:40
ras8sx86_​644 x 116001274812.03. 14:16
rbs4sx86_​644 x 116001274809.03. 14:21
rds8x86_​644 x 116001274812.03. 14:42
r5s3sx86_​644 x 116001274830.03. 13:42
r7s7x86_​644 x 116001276712.03. 14:01
r7s1x86_​644 x 116001283912.03. 13:56
r8s7sx86_​642 x 133001324812.03. 14:06
r1s6sx86_​642 x 216671333230.03. 13:18
rcs7x86_​642 x 218001439612.03. 14:34
r4s6s-t1x86_​642 x 136001440029.09. 11:13
r4s6s-t2x86_​642 x 136001440029.08. 01:45
r4s6s-lxc1x86_​642 x 136001440023.11. 13:46
r4s6s-lxc2x86_​642 x 136001440023.11. 13:47
r4s7i6864 x 118331466030.03. 13:39
r8s4i6864 x 118331466412.03. 14:04
r1s8sx86_​644 x 119001518030.03. 13:20
rds3x86_​644 x 119101532412.03. 14:38
rds4x86_​644 x 119101532412.03. 14:38
rds2x86_​644 x 119101532412.03. 14:37
rbs6x86_​644 x 119151532412.03. 14:22
rds1x86_​644 x 119101532412.03. 14:37
r2s6sx86_​644 x 119901599209.03. 01:21
r8s2x86_​642 x 221001676012.03. 14:02
r8s2sx86_​642 x 221001676012.03. 14:03
r4s1sx86_​642 x 221001676830.03. 13:30
r1s6x86_​642 x 221301706402.03. 13:18
r5s0x86_​642 x 222001755630.03. 13:40
rbs0i6862 x 225001760012.03. 14:17
r6s8x86_​642 x 223001835612.03. 13:55
r9s2x86_​642 x 223001836412.03. 14:08
r4s0x86_​642 x 223001840030.03. 13:29
ras0x86_​642 x 223001840012.03. 14:13
r9s0x86_​642 x 223001840012.03. 14:07
r8s0x86_​642 x 223001840012.03. 14:02
r7s0x86_​642 x 223001841912.03. 13:56
r7s7sx86_​642 x 223001844818.11. 13:59
r3s1i6864 x 124001912830.03. 13:24
r5s4x86_​642 x 225302026430.03. 13:42
r5s4si6862 x 225302026418.03. 13:42
r8s3x86_​644 x 126672127612.03. 14:03
r3s6sx86_​642 x 226672133230.03. 13:28
r4s1x86_​642 x 227002155330.03. 13:30
r1s1x86_​642 x 226002169630.03. 13:16
r4s4sppc4 x 112002169606.08. 11:25
r5s2x86_​644 x 127002169930.03. 13:41
r9s6x86_​642 x 230002396712.03. 14:12
r9s3sx86_​644 x 130002400012.03. 14:10
r2s0x86_​644 x 131002479630.03. 13:20
r1s0x86_​644 x 131002479630.03. 13:16
rbs1x86_​644 x 131002480012.03. 14:17
r1s2x86_​644 x 123002800030.03. 13:17
r0s4x86_​642 x 237002953230.03. 13:12
r2s7x86_​644 x 137002959630.03. 13:22
r5s3x86_​644 x 220003187230.03. 13:41
rds0x86_​644 x 218003199212.03. 14:36
r6s3x86_​644 x 222003511212.03. 13:53
r3s8i6866 x 132003852630.03. 13:29
r0s0x86_​644 x 225004000030.03. 13:10
rcs3sx86_​644 x 233005269612.03. 14:28
r0s1sx86_​644 x 233005279230.03. 13:11
rcs8sx86_​644 x 233005280012.03. 14:36
r9s2sx86_​644 x 233505349612.03. 14:09
r5s1i6864 x 233305357618.03. 01:42
r4s6x86_​644 x 234005426430.03. 13:38
r8s5i6864 x 234005439212.03. 14:05
r9s5sx86_​644 x 234005439212.03. 14:11
r0s5sx86_​644 x 234005452830.03. 13:13
r0s6x86_​644 x 235005586430.03. 13:13
r0s2sx86_​644 x 235005586406.05. 13:11
r0s5x86_​644 x 235005586430.03. 13:13
r0s2x86_​644 x 235005587230.03. 13:12
r0s1x86_​644 x 223005599230.03. 13:11
r1s3sx86_​644 x 235005599229.03. 01:16
r3s0i6864 x 235005599230.03. 13:23
r1s3x86_​644 x 235005600030.03. 13:17
r4s6sx86_​648 x 136005760010.12. 13:36
r5s2sx86_​644 x 240006386312.04. 01:34
rcs6x86_​644 x 240006399212.03. 14:34
rcs0x86_​648 x 224007736812.03. 14:24
r3s3x86_​646 x 233337999230.03. 13:26
r0s8sx86_​646 x 234708319630.03. 13:15
rcs1x86_​646 x 234678337612.03. 14:26
r0s3x86_​646 x 236008640013.03. 13:11
r0s7x86_​648 x 2360011520030.03. 13:14
r0s8x86_​648 x 2360011520030.03. 13:15
r0s7sx86_​648 x 2360011520020.07. 01:15
r6s0x86_​642 x 10 x 2170013614012.03. 13:53
rcs8x86_​6416 x 2370021715212.03. 14:36
 

Valid XHTML 1.0 Transitional