You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2018-12-13 - 16:23

Number of cores/hyperthreads and bogoMIPS (by bogoMIPS) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5arm​v7l1 x 1500013.12. 13:39
r9s7arm​v7l2 x 11000013.12. 14:21
r7s3arm​v6l1 x 1700513.12. 14:00
rbs7arm​v7l4 x 19962413.12. 14:32
ras5arm​v7l2 x 110002413.12. 14:26
ras5sarm​v7l2 x 110002413.12. 14:26
r5s7sarm​v7l1 x 15284813.12. 13:52
r5s7arm​v7l1 x 15286413.12. 13:51
r2s5ppc1 x 13966626.01. 13:22
ras7ppc1 x 13966513.12. 14:26
r2s8ppc1 x 14006613.12. 13:25
r5s6ppc1 x 153313313.12. 13:51
rbs3arm​v7l4 x 190015213.12. 14:29
r2s1arm​v5tejl1 x 120019913.12. 13:22
r4s5saarch​644 x 1160020013.12. 13:39
r3s5i5861 x 113326513.12. 13:28
r7s4arm​v7l1 x 153634813.12. 14:03
rbs3sarm​v7l4 x 1140035613.12. 14:30
r7s3sarm​v7l4 x 1140035613.12. 14:02
ras4sarm​v7l1 x 180039813.12. 14:24
r4s8arm​v7l1 x 140039813.12. 13:42
r4s2sarm​v7l1 x 180039813.12. 13:35
ras4arm​v7l1 x 150039813.12. 14:24
r4s8sarm​v7l1 x 140039813.12. 13:43
r7s6arm​v7l1 x 1100039813.12. 14:04
r1s5ppc2 x 1120040013.12. 13:20
r2s3arm​v7l1 x 160049513.12. 01:22
r8s6arm​v7l1 x 150049813.12. 14:13
r4s4ppc4 x 1120049813.12. 13:38
r2s2arm​v7l1 x 172049913.12. 13:22
r1s7arm​v6l1 x 172053013.12. 13:20
r4s2arm​v7l1 x 180053013.12. 13:33
r2s4mips​641 x 180053113.12. 13:23
r5s5arm​v7l1 x 160059713.12. 13:46
r9s8arm​v7l1 x 160059713.12. 14:21
r7s8arm​v7l1 x 1100059713.12. 14:08
r5s5sarm​v7l1 x 160060013.12. 13:47
r8s1i5861 x 130060113.12. 14:10
ras3sarm​v7l8 x 1130074421.05. 14:08
r9s8sarm​v7l1 x 180079613.12. 14:22
r7s8sarm​v7l1 x 1100079613.12. 14:09
r4s3i5861 x 150099613.12. 13:37
r3s7i6861 x 1533106613.12. 13:30
r7s2i6861 x 1600119613.12. 13:59
ras6sarm​v7l1 x 11000198713.12. 14:26
ras6arm​v7l1 x 11000198713.12. 14:26
rbs2i6861 x 11000199913.12. 14:29
r7s5i6861 x 11300259313.12. 14:03
r5s8ppc1 x 1400263713.12. 13:53
rbs8arm​v7l2 x 1666265013.12. 14:36
ras1i6861 x 11400279913.12. 14:23
r6s5i6861 x 11500299213.12. 13:56
r2s6i6861 x 11500299913.12. 13:23
r3s2i6861 x 11530306113.12. 13:27
r6s6i6861 x 11600319113.12. 13:57
r1s3x86_​641 x 11800359013.12. 13:19
r9s4i6861 x 21000399013.12. 14:18
r9s1x86_​642 x 12000399113.12. 14:16
r9s1sx86_​642 x 11140399813.12. 14:16
ras3aarch​648 x 12000400013.12. 14:23
ras2x86_​642 x 11067426613.12. 14:23
rcs4x86_​642 x 11100437613.12. 14:42
r6s4x86_​642 x 11100437613.12. 13:55
rbs6sx86_​642 x 11333533213.12. 14:32
r9s4sx86_​642 x 11333534713.12. 14:19
rcs3i6862 x 11400558813.12. 14:40
r3s4x86_​641 x 21400560013.12. 13:28
rbs7sarm​v7l4 x 1996632413.12. 14:33
r1s8i6861 x 21600640013.12. 13:21
r3s6x86_​641 x 21667666413.12. 13:29
r4s7sx86_​642 x 11833733013.12. 13:42
r8s8i6862 x 11900758713.12. 14:14
r6s1x86_​642 x 12000798013.12. 13:54
rbs5i6862 x 12000799913.12. 14:31
r6s7i6862 x 12300917613.12. 13:57
r6s2x86_​642 x 11667957813.12. 13:54
r3s1i6862 x 12400959913.12. 13:26
r1s2x86_​642 x 12400960013.12. 13:18
rbs4x86_​644 x 11200960013.12. 14:30
ras8i6862 x 125001077413.12. 14:27
r9s5x86_​642 x 127001077813.12. 14:20
r8s7x86_​642 x 127001077913.12. 14:13
rcs5x86_​642 x 128001123213.12. 14:43
rcs5sx86_​642 x 128001123213.12. 14:45
rcs2x86_​642 x 128001123213.12. 14:39
rcs7sx86_​644 x 115001198013.12. 14:48
ras8sx86_​644 x 116001274813.12. 14:27
r5s3sx86_​644 x 116001274813.12. 13:45
r7s7x86_​644 x 116001276713.12. 14:07
r7s1x86_​644 x 116001283913.12. 13:59
r7s5sx86_​642 x 133001324805.02. 13:54
r8s7sx86_​642 x 133001324813.12. 14:14
r1s4x86_​642 x 216671333213.12. 13:19
rcs7x86_​642 x 218001440013.12. 14:48
r4s7i6864 x 118331466013.12. 13:40
r8s4si6864 x 118331466413.12. 14:12
r8s4i6864 x 118331466413.12. 14:12
r1s8sx86_​644 x 119001517913.12. 13:21
rbs6x86_​644 x 119151532413.12. 14:31
r2s6sx86_​644 x 119901599213.12. 13:24
r8s2x86_​642 x 221001676013.12. 14:11
r8s2sx86_​642 x 221001676013.12. 14:11
r4s1sx86_​642 x 221001676813.12. 13:33
r1s6x86_​642 x 221301706813.12. 13:20
r5s0x86_​642 x 222001758413.12. 13:43
rbs0i6862 x 225001760013.12. 14:28
r6s8x86_​642 x 223001835613.12. 13:58
r8s0x86_​642 x 223001839613.12. 14:09
r4s0x86_​642 x 223001840013.12. 13:31
r9s0x86_​642 x 223001840013.12. 14:15
ras0x86_​642 x 223001841513.12. 14:22
r7s0x86_​642 x 223001841713.12. 13:58
r7s7sx86_​642 x 223001844813.12. 14:08
r5s4x86_​642 x 225302026413.12. 13:46
r5s4si6862 x 225302026413.12. 13:46
r8s3x86_​644 x 126672127613.12. 14:12
r3s6sx86_​642 x 226672133213.12. 13:30
r4s1x86_​642 x 227002155313.12. 13:32
r5s2x86_​644 x 127002169913.12. 13:44
r9s6x86_​642 x 230002396713.12. 14:21
r9s3sx86_​644 x 130002400013.12. 14:18
r2s0x86_​644 x 131002479613.12. 13:22
rbs1x86_​644 x 131002480013.12. 14:28
r1s0x86_​644 x 131002481513.12. 13:17
r0s4x86_​642 x 237002952813.12. 13:12
r2s7x86_​644 x 137002960013.12. 13:24
r5s3x86_​644 x 220003187213.12. 13:44
r6s3x86_​644 x 222003512013.12. 13:55
r9s3x86_​644 x 225003670513.12. 14:18
r3s8i6866 x 132003852613.12. 13:31
r0s0x86_​644 x 225003999213.12. 13:10
r9s2x86_​644 x 227004319213.12. 14:17
rcs3sx86_​644 x 233005269613.12. 14:41
r0s1sx86_​644 x 233005280013.12. 13:10
rcs8sx86_​644 x 233005280013.12. 14:50
r5s1i6864 x 233305318513.12. 13:43
r4s6x86_​644 x 234005426413.12. 13:39
r8s5i6864 x 234005439213.12. 14:13
r0s5sx86_​644 x 234005452813.12. 13:14
r9s5sx86_​644 x 234005452813.12. 14:20
r0s6x86_​644 x 235005586413.12. 13:14
r0s2sx86_​644 x 235005586413.12. 13:11
r0s5x86_​644 x 235005587213.12. 13:13
r0s1x86_​644 x 223005599213.12. 13:10
r3s0i6864 x 235005605113.12. 13:26
r5s2sx86_​644 x 240006386312.04. 01:34
rcs6x86_​644 x 240006412813.12. 14:47
rcs8x86_​646 x 226706414013.12. 14:49
r0s2x86_​644 x 242006720013.12. 13:11
rcs0x86_​642 x 4 x 224007660013.12. 14:37
r3s3x86_​646 x 233337999213.12. 13:27
r0s7x86_​646 x 233338000413.12. 13:15
r0s8sx86_​646 x 234708337613.12. 13:16
rcs1x86_​646 x 234678337713.12. 14:39
r0s3x86_​646 x 236008640013.12. 13:12
r1s1x86_​642 x 16 x 1210013436813.12. 13:18
r4s4sppc4 x 1120013436806.08. 11:25
r6s0x86_​642 x 10 x 2170013614013.12. 13:54
r0s8x86_​6416 x 2370021715213.12. 13:16
 

Valid XHTML 1.0 Transitional