You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2021-04-13 - 23:49
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by bogoMIPS) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r4s5arm​v7l1 x 1500013.04. 13:41
r9s7arm​v7l2 x 11000013.04. 14:22
r7s3arm​v6l1 x 1700513.04. 14:01
rbs7arm​v7l4 x 19962413.04. 14:31
ras5arm​v7l2 x 110002413.04. 14:24
ras5sarm​v7l2 x 110002413.04. 14:25
r5s7sarm​v7l1 x 15284813.04. 13:53
r1s4sarm​v7l2 x 14004813.04. 13:18
r1s4arm​v7l2 x 112004813.04. 13:18
r5s7arm​v7l1 x 15286413.04. 13:52
rbs5saarch​644 x 118006413.04. 14:29
r2s5ppc1 x 13966626.01. 13:22
r4s6sarm​v7l0 x 1 x 110006613.04. 13:42
ras7ppc1 x 13966513.04. 14:25
r2s8ppc1 x 14006613.04. 13:27
r5s6ppc1 x 153313313.04. 13:52
r7s3sarm​v7l4 x 1140015213.04. 14:04
rbs3arm​v7l4 x 190017631.03. 14:29
r2s1arm​v5tejl1 x 120019913.04. 13:22
r4s5saarch​644 x 1160020030.01. 13:41
r3s5i5861 x 113326513.04. 13:29
r7s4arm​v7l1 x 153634813.04. 14:04
rbs3sarm​v7l4 x 1140035613.04. 14:28
r4s8arm​v7l1 x 140039813.04. 13:43
r4s2sarm​v7l1 x 180039813.04. 13:36
r4s2arm​v7l1 x 180039813.04. 13:34
ras4arm​v7l1 x 150039805.08. 02:11
r4s8sarm​v7l1 x 140039813.04. 13:44
r7s6arm​v7l1 x 1100039813.04. 14:06
r3s5sppc2 x 1120040017.03. 01:27
r7s5sarm​v7l2 x 140040010.04. 13:59
r7s2sarm​v7l4 x 1150043213.04. 13:59
r2s3arm​v7l1 x 160049512.03. 13:22
r8s6arm​v7l1 x 150049813.04. 14:16
r4s4ppc4 x 1120049813.04. 13:39
r2s2arm​v7l1 x 172049913.04. 13:25
r1s7arm​v6l1 x 172053013.04. 13:20
r2s4mips​641 x 180053110.01. 01:23
r5s5arm​v7l1 x 160059713.04. 13:47
ras4sarm​v7l1 x 160059707.02. 02:45
r9s8arm​v7l1 x 160059725.06. 02:14
r5s5sarm​v7l1 x 160060013.04. 13:48
r8s1i5861 x 130060113.04. 14:13
ras3sarm​v7l8 x 1130074421.05. 14:08
r1s5aarch​644 x 1120079613.04. 13:19
r9s8sarm​v7l1 x 180079613.04. 14:22
r7s8arm​v7l1 x 1100099313.04. 14:09
r4s3i5861 x 150099613.04. 13:38
r7s8sarm​v7l1 x 1100099613.04. 14:12
r3s7i6861 x 1533106613.04. 13:32
r7s2i6861 x 1600119619.07. 13:52
ras6sarm​v7l1 x 11000198722.03. 14:18
ras6arm​v7l1 x 11000198713.04. 14:25
rbs2i6861 x 11000199911.04. 02:19
r7s5i6861 x 11300259313.04. 14:05
r5s8ppc1 x 1400263715.07. 01:50
rbs8arm​v7l2 x 1666265013.04. 14:36
ras1i6861 x 11400279913.04. 14:23
r4s3si6861 x 11466293213.04. 13:38
r6s5i6861 x 11500299213.04. 13:57
r2s6i6861 x 11500299913.04. 13:26
r3s2i6861 x 11530306209.03. 13:27
r6s6i6861 x 11600319113.04. 13:58
r3s2sx86_​641 x 11800359009.03. 13:27
r9s4i6861 x 21000398813.04. 14:20
r9s1x86_​642 x 12000399113.04. 14:18
r9s1sx86_​642 x 11140400010.03. 14:08
ras3aarch​648 x 12000400013.04. 14:24
ras2x86_​642 x 11067426613.04. 14:23
rcs4x86_​642 x 11100437613.04. 14:40
r6s4x86_​642 x 11100437613.04. 13:56
r8s8x86_​642 x 11300514413.04. 14:17
rbs6sx86_​642 x 11333533213.04. 14:31
r9s4sx86_​642 x 11333534713.04. 14:20
rcs3i6862 x 11400558813.04. 14:38
r3s4x86_​641 x 21400560010.01. 01:28
rbs7sarm​v7l4 x 1996632413.04. 14:32
r1s8i6861 x 21600639813.04. 13:20
r3s6x86_​641 x 21660666611.01. 13:28
r4s7sx86_​642 x 11833733013.04. 13:43
r8s4si6862 x 11833733226.03. 14:13
r6s1x86_​642 x 12000797813.04. 13:55
rcs4sx86_​644 x 11100875213.04. 14:41
r6s7i6862 x 12300917613.04. 13:58
r6s2x86_​642 x 11667957802.01. 13:55
rbs4x86_​644 x 11200960025.03. 14:25
ras8i6862 x 125001077413.04. 14:26
r8s7x86_​642 x 127001077413.04. 14:16
r9s5x86_​642 x 127001077613.04. 14:21
rcs5x86_​642 x 128001119813.04. 14:42
rcs5sx86_​642 x 128001119813.04. 14:44
rcs2x86_​642 x 128001123213.04. 14:38
rcs7sx86_​644 x 115001198013.04. 14:46
rds7x86_​644 x 116001274813.04. 14:51
rds5x86_​644 x 116001274813.04. 14:51
r9s3x86_​644 x 116001274813.04. 14:19
r9s2x86_​644 x 116001274813.04. 14:18
rds6x86_​644 x 116001274813.04. 14:51
ras8sx86_​644 x 116001274813.04. 14:26
rbs4sx86_​644 x 116001274813.04. 14:28
rds8x86_​644 x 116001274813.04. 14:51
r5s3sx86_​644 x 116001274813.04. 13:46
r7s7x86_​644 x 116001276713.04. 14:08
r7s1x86_​644 x 116001284013.04. 13:59
r8s7sx86_​642 x 133001324813.04. 14:16
r1s6sx86_​642 x 216671333213.04. 13:19
rcs7x86_​642 x 218001440013.04. 14:46
r4s7i6864 x 118331466013.04. 13:42
r8s4i6864 x 118331466413.04. 14:15
r1s8sx86_​644 x 119001519613.04. 13:21
rds3x86_​644 x 119101532413.04. 14:50
rds4x86_​644 x 119101532413.04. 14:50
rds2x86_​644 x 119101532413.04. 14:49
rbs6x86_​644 x 119151532413.04. 14:30
rds1x86_​644 x 119101532413.04. 14:49
r2s6sx86_​644 x 119901599209.02. 01:27
r8s2x86_​642 x 221001676013.04. 14:14
r8s2sx86_​642 x 221001676013.04. 14:14
r4s1sx86_​642 x 221001676810.03. 13:32
r1s6x86_​642 x 221301706413.04. 13:19
r5s0x86_​642 x 222001758313.04. 13:44
rbs0i6862 x 225001760013.04. 14:27
r6s8x86_​642 x 223001835613.04. 13:58
r4s0x86_​642 x 223001839613.04. 13:33
r7s0x86_​642 x 223001840013.04. 13:59
r9s0x86_​642 x 223001840013.04. 14:17
r8s0x86_​642 x 223001840013.04. 14:12
ras0x86_​642 x 223001841713.04. 14:23
r7s7sx86_​642 x 223001844813.04. 14:09
r3s1i6864 x 124001912813.04. 13:28
res5x86_​642 x 222001920013.04. 14:53
res6x86_​642 x 222001920013.04. 14:53
r5s4x86_​642 x 225302026413.04. 13:46
r5s4si6862 x 225302026513.04. 13:47
r8s3x86_​644 x 126672127713.04. 14:14
r3s6sx86_​642 x 226672133213.04. 13:31
r4s1x86_​642 x 227002155310.03. 13:32
r1s1x86_​642 x 226002169613.04. 13:17
r5s2x86_​644 x 127002169913.04. 13:45
r9s6x86_​642 x 230002396713.04. 14:21
r9s3sx86_​644 x 130002400013.04. 14:19
r1s0x86_​644 x 131002479613.04. 13:16
rbs1x86_​644 x 131002479613.04. 14:27
r2s0x86_​644 x 131002480013.04. 13:21
r1s2x86_​644 x 123002799613.04. 13:17
res2x86_​644 x 222002880013.04. 14:52
res1x86_​644 x 222002880013.04. 14:52
r0s4x86_​642 x 237002952813.04. 13:12
r2s7x86_​644 x 137002960010.03. 13:24
r5s3x86_​644 x 220003187213.04. 13:45
res0x86_​644 x 218003199213.04. 14:51
rds0x86_​644 x 218003199213.04. 14:48
r6s3x86_​644 x 222003512013.04. 13:56
r3s8i6866 x 132003852613.04. 13:33
r0s0x86_​644 x 225004000013.04. 13:10
r5s1x86_​646 x 133334009213.04. 13:44
rbs8sx86_​644 x 227004319207.04. 14:33
rbs5i6864 x 220005236513.04. 14:29
rcs3sx86_​644 x 233005269613.04. 14:39
r0s1sx86_​644 x 233005280013.04. 13:10
rcs8sx86_​644 x 233005280013.04. 14:48
r4s6x86_​644 x 234005426413.04. 13:41
r0s5sx86_​644 x 234005439213.04. 13:13
r9s5sx86_​644 x 234005439213.04. 14:21
r8s5i6864 x 234005440013.04. 14:15
r0s2x86_​644 x 235005587213.04. 13:11
r3s0i6864 x 235005599213.04. 13:27
r0s1x86_​644 x 223005600013.04. 13:10
r1s3sx86_​644 x 235005600026.05. 01:16
r1s3x86_​644 x 235005600026.05. 01:16
r5s2sx86_​644 x 240006386312.04. 01:34
rcs6x86_​644 x 235006399213.04. 14:45
rcs0x86_​648 x 224007736813.04. 14:37
r3s3x86_​646 x 233337999211.04. 01:25
rcs1x86_​646 x 234678327113.04. 14:37
r0s8sx86_​646 x 234708338813.04. 13:16
r0s4sx86_​646 x 236008638813.04. 13:12
r0s6sx86_​648 x 2360011520013.04. 13:14
r0s6x86_​648 x 2360011520013.04. 13:14
r0s7x86_​648 x 2360011520013.04. 13:15
r0s2sx86_​648 x 2360011520022.12. 13:11
r0s8x86_​648 x 2360011520013.04. 13:15
r0s3x86_​648 x 2360011520013.04. 13:11
r0s7sx86_​648 x 2360011520013.04. 13:15
r0s5x86_​648 x 2350011520013.04. 13:13
r6s0x86_​642 x 10 x 2170013614013.04. 13:55
rcs8x86_​6416 x 2370021715213.04. 14:47
 

Valid XHTML 1.0 Transitional