You are here: Home / Projects / OSADL QA Farm Real-time / CPUs under test / 
2025-04-29 - 23:53
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHz ↑Bogo​MIPSEffective
rbs5i6864 x 2049,55129.04. 15:02
r9s1sarm​v7l1 x 101,25014.04. 18:03
r7s2sriscv644 x 1028429.04. 14:22
r3s2sriscv644 x 1028429.04. 13:40
res6saarch​644 x 101,60029.04. 15:33
r3s5i5861 x 113326529.04. 13:43
r2s1arm​v5tejl1 x 120019929.04. 13:30
r8s1i5861 x 135070129.04. 14:32
r2s5ppc1 x 13966629.04. 13:33
ras7ppc1 x 13966529.04. 14:56
r1s4sarm​v7l2 x 14004829.04. 13:26
r4s8arm​v7l1 x 140039829.04. 13:59
r2s8ppc1 x 14006629.04. 13:37
r4s8sarm​v7l1 x 140039829.04. 14:00
r8s6arm​v7l1 x 150049829.04. 14:36
r4s5arm​v7l1 x 1500029.04. 13:55
r4s3i5861 x 150099629.04. 13:51
ras4arm​v7l1 x 150039829.04. 14:54
r5s7sarm​v7l1 x 15284829.04. 14:13
r5s7arm​v7l1 x 15286429.04. 14:12
r3s7i6861 x 15331,06617.03. 13:50
r5s6ppc1 x 153313329.04. 14:11
r7s4arm​v7l1 x 153635129.04. 14:26
r5s5sarm​v7l1 x 160060029.04. 14:08
r2s3sarm​v7l0 x 2 x 16001,20029.04. 13:32
r5s5arm​v7l1 x 160059729.04. 14:06
ras4sarm​v7l1 x 160059707.02. 02:45
r2s3arm​v7l0 x 1 x 162462429.04. 13:31
rbs8arm​v7l2 x 16662,65029.04. 15:07
rfs6arm​v7l1 x 16671,33229.04. 15:42
rfs6sarm​v7l1 x 16671,33229.04. 15:43
r7s3arm​v6l1 x 1700529.04. 14:23
rfs7sx86_​644 x 17006,44829.04. 15:44
r2s2arm​v7l1 x 172049929.04. 13:31
rfs4arm​v7l1 x 180080029.04. 03:55
r9s8sarm​v7l1 x 180079629.04. 14:50
r4s2sarm​v7l1 x 180053029.04. 01:57
r4s2arm​v7l1 x 180079629.04. 13:49
rfs4sarm​v7l1 x 180080029.04. 15:40
r2s4mips​641 x 180053124.12. 13:46
rbs7arm​v7l4 x 19961229.04. 15:04
rbs3arm​v7l4 x 19962429.04. 15:00
rbs7sarm​v7l4 x 19962429.04. 15:06
r9s4i6861 x 21,0003,99029.04. 14:42
res7sarm​v7l0 x 1 x 11,0001229.04. 15:35
r3s2riscv641 x 11,00028429.04. 13:39
r4s6sarm​v7l0 x 1 x 11,0006629.04. 13:57
ras6sarm​v7l1 x 11,0001,98729.04. 14:56
r7s8arm​v7l1 x 11,00099529.04. 14:29
ras5arm​v7l2 x 11,0002429.04. 14:54
res3saarch​640 x 1 x 11,0001,60029.04. 15:30
r7s6arm​v7l1 x 11,00039828.02. 14:10
ras5sarm​v7l2 x 11,0002429.04. 14:54
res7arm​v7l0 x 1 x 11,0001229.04. 15:34
rfs8arm​v7l1 x 11,00012004.03. 03:47
r7s8sarm​v7l1 x 11,00079629.04. 14:31
r9s7arm​v7l2 x 11,000029.04. 14:50
ras2x86_​642 x 11,0674,26629.04. 14:52
rcs4x86_​642 x 11,1004,37629.04. 15:12
r6s4x86_​642 x 11,1004,37629.04. 14:17
res6x86_​644 x 11,1008,75229.04. 15:33
r4s4ppc4 x 11,20049829.04. 13:52
r1s5aarch​644 x 11,20079629.04. 13:27
r3s5sppc2 x 11,20040029.04. 13:44
r2s5sarm​v7l4 x 11,20015229.04. 13:33
r1s4arm​v7l2 x 11,2004829.04. 13:26
rfs5saarch​644 x 11,2006429.04. 15:42
rbs4x86_​644 x 11,2009,60029.04. 15:01
rfs5aarch​644 x 11,2006429.04. 15:41
ras3sarm​v7l1 x 11,30084029.04. 14:53
r3s4aarch​646 x 11,3009629.04. 13:42
r7s5i6861 x 11,3002,59329.04. 14:27
r8s8x86_​642 x 11,3005,14429.04. 14:38
rbs6sx86_​642 x 11,3335,33229.08. 03:00
r9s4sx86_​642 x 11,3335,34729.04. 14:47
r2s6saarch​644 x 11,3506429.04. 13:35
rcs3i6862 x 11,4005,58629.04. 15:11
rbs3sarm​v7l4 x 11,40035629.04. 15:00
r7s3sarm​v7l4 x 11,40035629.04. 14:25
ras1i6861 x 11,4002,79929.04. 14:51
r4s3si6861 x 11,4662,93228.07. 02:17
r2s7saarch​644 x 11,50043229.04. 13:36
rfs1aarch​644 x 11,50043229.04. 15:37
rfs1saarch​644 x 11,50043229.04. 15:38
rcs7sx86_​644 x 11,50011,98029.04. 15:17
r2s6i6861 x 11,5002,99929.04. 13:34
r6s5i6861 x 11,5002,99229.04. 14:18
r7s4sarm​v7l4 x 11,5001,08029.04. 14:27
r4s1sarm​v7l4 x 11,50086429.04. 13:48
r4s1arm​v7l4 x 11,50079229.04. 13:47
rds3x86_​644 x 11,60012,74829.04. 15:24
rds4x86_​644 x 11,60012,74829.04. 15:24
rds2x86_​644 x 11,60012,74829.04. 15:23
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r8s4sx86_​644 x 21,60028,80029.04. 14:35
r7s7x86_​644 x 11,60012,76729.04. 14:28
res1sx86_​644 x 11,60014,40029.04. 15:28
rds7x86_​644 x 11,60012,74829.04. 15:26
rds1x86_​644 x 11,60012,74829.04. 15:23
rds5x86_​644 x 11,60012,74829.04. 15:25
ras8x86_​644 x 11,60014,40029.04. 14:57
r9s3x86_​644 x 11,60012,74829.04. 14:41
r9s2x86_​644 x 11,60012,74829.04. 14:41
rds6x86_​644 x 11,60012,74829.04. 15:25
rfs3x86_​644 x 11,60012,74829.04. 15:39
ras8sx86_​644 x 11,60012,74829.04. 14:57
rbs4sx86_​644 x 11,60012,74829.04. 15:02
res2x86_​644 x 11,60014,40029.04. 15:29
r6s6i6861 x 11,6003,19229.04. 14:19
rfs3sx86_​644 x 11,60012,74829.04. 15:39
res1x86_​644 x 11,60014,40029.04. 15:28
rds8x86_​644 x 11,60012,74829.04. 15:26
r4s5saarch​644 x 11,60020029.04. 13:56
r5s3sx86_​644 x 11,60012,74829.04. 14:03
r7s1x86_​644 x 11,60012,84029.04. 14:21
r8s4x86_​644 x 21,60028,80029.04. 14:35
rbs5saarch​644 x 11,6006429.04. 15:03
r1s8i6861 x 21,6006,39829.04. 13:29
r3s6x86_​641 x 21,6606,66629.04. 13:45
r1s6sx86_​642 x 21,66713,33229.04. 13:27
r6s2x86_​642 x 11,6679,57829.04. 14:16
r6s0x86_​642 x 10 x 21,700136,18029.04. 14:15
r7s2aarch​642 x 11,7009629.04. 14:21
rcs7x86_​642 x 21,80014,40029.04. 15:16
rds0x86_​644 x 21,80031,99229.04. 15:22
r4s7i6864 x 11,83314,66429.04. 13:58
r4s7sx86_​642 x 11,8337,33229.04. 13:59
r1s8sx86_​644 x 11,90015,19629.04. 13:29
res8sx86_​644 x 11,90015,05229.04. 15:36
ras2sx86_​644 x 11,90015,05229.04. 14:52
res8x86_​644 x 11,90015,05229.04. 15:36
res4sx86_​644 x 11,90015,05229.04. 15:31
res4x86_​644 x 11,90015,05229.04. 15:31
rbs6x86_​644 x 11,91515,32429.04. 15:03
rfs0x86_​6416 x 22,000127,96829.04. 15:37
r5s8x86_​644 x 12,00015,97229.04. 14:15
res3x86_​644 x 12,00015,97229.04. 15:29
r9s1x86_​642 x 12,0003,99229.04. 14:40
r6s1x86_​642 x 12,0007,97829.04. 14:16
ras3aarch​648 x 12,0004,00029.04. 14:52
ras6aarch​648 x 12,0003,20029.04. 14:55
r5s3x86_​644 x 22,00031,87229.04. 14:02
rbs2x86_​644 x 12,00015,97229.04. 14:59
rbs1x86_​644 x 12,00015,97229.04. 14:59
r8s2x86_​642 x 22,10016,76029.04. 14:33
r8s2sx86_​642 x 22,10016,76029.04. 14:33
r1s6x86_​642 x 22,13017,06429.04. 13:27
r5s0x86_​642 x 22,20017,58229.04. 14:01
res5sx86_​642 x 22,20019,20029.04. 15:32
res5x86_​642 x 22,20019,20029.04. 15:31
r6s3x86_​644 x 22,20035,12029.04. 14:17
r6s8x86_​642 x 22,30018,35629.04. 14:20
r4s0x86_​642 x 22,30018,40029.04. 13:47
r0s1x86_​644 x 22,30056,00029.04. 13:11
r1s2sx86_​644 x 12,30028,00029.04. 13:24
r1s2x86_​644 x 12,30028,00029.04. 13:24
r7s0x86_​642 x 22,30018,40029.04. 14:21
ras0x86_​642 x 22,30018,41829.04. 14:51
r9s0x86_​642 x 22,30018,39629.04. 14:39
r8s0x86_​642 x 22,30018,40029.04. 14:31
r6s7i6862 x 12,3009,17629.04. 14:20
r7s7sx86_​642 x 22,30018,39629.04. 14:29
r3s1i6864 x 12,40019,12729.04. 13:38
rbs8sx86_​644 x 22,40038,70429.04. 15:07
rcs0x86_​648 x 22,40076,60029.04. 15:09
r2s7aarch​644 x 12,40043229.04. 13:35
rbs0i6862 x 22,50017,60029.04. 14:58
r0s0x86_​644 x 22,50040,00029.04. 13:10
r5s4x86_​642 x 22,53020,26429.04. 14:04
r5s4sx86_​642 x 22,53020,26429.04. 14:04
rfs7x86_​644 x 22,60041,60029.04. 15:43
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r1s1x86_​642 x 22,60021,69629.04. 13:23
r8s3x86_​644 x 12,66721,28029.04. 14:34
r3s6sx86_​642 x 22,66721,33229.04. 13:46
r9s5x86_​642 x 12,70010,77413.07. 03:15
r5s2x86_​644 x 12,70021,69929.04. 14:02
rcs5x86_​642 x 12,80011,19829.04. 15:14
rcs5sx86_​642 x 12,80011,19829.04. 15:15
rcs2x86_​642 x 12,80011,23229.04. 15:11
r1s3x86_​644 x 12,80022,42429.04. 13:25
r9s6x86_​642 x 23,00023,94429.04. 14:49
rfs2x86_​644 x 13,00023,99629.04. 15:38
rfs2sx86_​642 x 13,00011,99829.04. 15:38
r8s7sx86_​642 x 13,00011,98029.04. 14:38
r9s3sx86_​644 x 13,00024,00029.04. 14:42
r2s0x86_​644 x 13,10024,80029.04. 13:30
r1s0x86_​644 x 13,10024,80029.04. 13:22
r3s8i6864 x 13,20027,36429.04. 13:46
r8s7x86_​644 x 13,20025,49629.04. 14:37
rcs3sx86_​644 x 13,30026,39629.04. 15:12
r8s6sx86_​644 x 13,30026,41629.04. 14:37
r9s5sx86_​642 x 13,30013,19829.04. 14:48
r0s1sx86_​644 x 23,30052,79229.04. 13:11
rcs8sx86_​644 x 23,30052,80029.04. 15:22
r3s3x86_​646 x 23,33379,99229.04. 13:40
r5s1x86_​648 x 13,33353,44829.04. 14:01
r0s0sx86_​644 x 23,40054,39229.04. 13:10
r4s6x86_​644 x 23,40054,25629.04. 13:56
r8s5i6864 x 23,40054,40029.04. 14:36
res0x86_​644 x 23,40054,39229.04. 15:27
r1s7arm​v6l1 x 13,40053029.04. 13:28
r3s3sx86_​644 x 13,40011,98029.04. 13:41
rcs1x86_​646 x 23,46783,37629.04. 15:10
r0s8sx86_​646 x 23,47083,37629.04. 13:22
rcs6x86_​644 x 23,50063,99229.04. 15:16
rbs2sx86_​641 x 13,500007.09. 15:06
r0s2x86_​644 x 23,50055,86429.04. 13:12
r0s5x86_​648 x 23,500115,20001.04. 13:16
r3s0i6864 x 23,50055,99229.04. 13:38
r0s3sx86_​644 x 23,60067,20029.04. 13:15
r0s6x86_​648 x 23,600115,20028.02. 13:18
r0s4sx86_​648 x 23,600115,20029.04. 13:17
r0s5sx86_​648 x 23,600115,20029.04. 13:17
r0s4x86_​648 x 23,600115,20029.04. 13:16
r0s7x86_​648 x 23,600115,20029.04. 13:19
r0s8x86_​648 x 23,600115,20029.04. 13:21
r0s3x86_​648 x 23,600115,20029.04. 13:13
r0s6sx86_​6410 x 23,700147,98029.04. 13:18
r0s2sx86_​6410 x 13,70073,99029.04. 13:12
r0s7sx86_​642 x 23,70029,53229.04. 13:20
rcs8x86_​6416 x 23,700217,15229.04. 15:21
r5s2sx86_​644 x 24,00063,86312.04. 01:34
 

Valid XHTML 1.0 Transitional