You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-12-14 - 16:10

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r2s1arm​v5tejl1 x 120019914.12. 13:21
r8s1i5861 x 130060114.12. 13:58
ras7ppc1 x 13966514.12. 14:15
r5s8ppc1 x 1400263714.12. 13:45
r4s8arm​v7l1 x 140039814.12. 13:36
r2s8ppc1 x 14006614.12. 13:23
r4s8sarm​v7l1 x 140039814.12. 13:36
r8s6arm​v7l1 x 150049814.12. 14:01
r4s5arm​v7l1 x 1500014.12. 13:35
r4s3i5861 x 150099614.12. 13:34
ras4arm​v7l1 x 150039814.12. 14:14
r3s7i6861 x 1533106614.12. 13:27
r5s6ppc1 x 153313314.12. 13:41
r7s4arm​v7l1 x 153635114.12. 13:52
r5s5sarm​v7l1 x 160060014.12. 13:40
r5s5arm​v7l1 x 160059714.12. 13:39
r2s3arm​v7l1 x 160049514.12. 13:21
r7s2i6861 x 1600119714.12. 13:50
rbs8arm​v7l2 x 1666265014.12. 14:19
r2s2arm​v7l1 x 172049914.12. 13:21
r7s3i6861 x 1800160214.12. 13:52
r4s2sarm​v7l1 x 180039814.12. 13:32
r4s2arm​v7l1 x 180047714.12. 13:31
r2s4mips​641 x 180053114.12. 13:21
rbs3arm​v7l4 x 190017607.12. 02:14
rbs7arm​v7l4 x 19964808.12. 14:15
r9s8arm​v7l4 x 1996632414.12. 14:09
r9s4i6861 x 21000399014.12. 14:04
ras6sarm​v7l1 x 11000198714.12. 14:15
ras6arm​v7l1 x 11000198714.12. 14:14
r7s8arm​v7l1 x 1100079614.12. 13:57
ras5arm​v7l2 x 110002414.12. 14:14
rbs2i6861 x 11000199914.12. 14:16
r7s6arm​v7l1 x 1100039814.12. 13:54
ras5sarm​v7l2 x 110002414.12. 14:14
r7s8sarm​v7l1 x 1100079614.12. 13:58
r9s7arm​v7l2 x 11000014.12. 14:09
ras2x86_​642 x 11067426614.12. 14:13
rcs4x86_​642 x 11100438014.12. 14:23
r9s1sx86_​642 x 11140399914.12. 14:03
rbs3sarm​v7l4 x 1120022814.12. 14:17
r1s5ppc2 x 1120040014.12. 13:18
r7s3sarm​v7l4 x 1120015213.12. 13:51
rbs4x86_​644 x 11200960014.12. 14:18
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s5i6861 x 11300259314.12. 13:53
r9s4sx86_​642 x 11333534714.12. 14:05
rcs3i6862 x 11400558814.12. 14:22
r3s4x86_​641 x 21400559814.12. 13:26
ras1i6861 x 11400279914.12. 14:13
r2s6i6861 x 11500299914.12. 13:22
r6s5i6861 x 11500299214.12. 13:47
r3s2i6861 x 11530306214.12. 13:25
r7s7x86_​644 x 116001276714.12. 13:56
r4s7x86_​644 x 116001281714.12. 13:35
r6s6i6861 x 11600319114.12. 13:48
r7s1x86_​644 x 116001283914.12. 13:50
r1s8i6861 x 21600640014.12. 13:19
r3s6x86_​641 x 21667666614.12. 13:26
r1s4x86_​642 x 216671333214.12. 13:17
r6s2x86_​642 x 11667958114.12. 13:46
rcs7x86_​642 x 218001439914.12. 14:24
r1s3x86_​641 x 11800359014.12. 13:17
r8s4si6864 x 118331466414.12. 14:00
r8s4i6864 x 118331466414.12. 14:00
r8s8i6862 x 11900758714.12. 14:02
rbs6x86_​644 x 119901604914.12. 14:18
rbs5i6862 x 12000799914.12. 14:18
r9s1x86_​642 x 12000399114.12. 14:03
r6s1x86_​642 x 12000797814.12. 13:45
ras3aarch​648 x 12000400014.12. 14:13
r5s3x86_​644 x 220003187914.12. 13:38
r4s1sx86_​642 x 221001673814.12. 13:30
r1s1x86_​642 x 16 x 1210013438414.12. 13:16
r1s6x86_​642 x 221301702014.12. 13:18
r5s0x86_​642 x 222001758114.12. 13:36
r6s4x86_​641 x 12200438914.12. 13:47
r6s3x86_​644 x 222003523614.12. 13:46
r6s8x86_​642 x 223001838214.12. 13:49
r4s0x86_​642 x 223001842314.12. 13:29
r0s1x86_​642 x 223001839614.12. 13:10
r7s0x86_​642 x 223001841714.12. 13:50
ras0x86_​642 x 223001841914.12. 14:12
r9s0x86_​642 x 223001841614.12. 14:02
r8s0x86_​642 x 223001841514.12. 13:58
r6s7i6862 x 12300917614.12. 13:49
r7s7sx86_​642 x 223001844814.12. 13:57
r3s1i6864 x 124001912814.12. 13:24
r1s2x86_​642 x 12400960014.12. 13:16
rcs0x86_​642 x 8 x 224007680014.12. 14:19
ras8i6862 x 125001077414.12. 14:15
r9s3x86_​644 x 225003670514.12. 14:04
rbs0i6862 x 225001995214.12. 14:16
r0s0x86_​644 x 225004003714.12. 13:10
r5s4x86_​642 x 225302026414.12. 13:38
r5s4si6862 x 225302026414.12. 13:38
r0s2x86_​644 x 126672127714.12. 13:10
r3s6sx86_​642 x 226672133214.12. 13:27
rcs8x86_​646 x 226706414014.12. 14:24
r9s2x86_​644 x 227004320014.12. 14:04
r9s5x86_​642 x 127001078014.12. 14:06
r5s2x86_​644 x 127002169914.12. 13:37
r4s1x86_​642 x 227002155014.12. 13:29
r8s7x86_​642 x 127001077814.12. 14:01
rcs2x86_​642 x 128001123314.12. 14:22
r8s2x86_​642 x 129001157214.12. 13:59
r9s6x86_​642 x 230002396714.12. 14:08
r0s7x86_​646 x 230008008014.12. 13:14
r2s0x86_​644 x 131002481514.12. 13:19
r1s0x86_​644 x 131002481514.12. 13:15
rbs1x86_​644 x 131002481414.12. 14:16
r3s8i6866 x 132003852414.12. 13:28
r0s1sx86_​644 x 233005280014.12. 13:10
rcs8sx86_​644 x 233005280014.12. 14:25
r5s1i6864 x 233305318514.12. 13:37
r3s3x86_​646 x 233337999214.12. 13:25
rcs5x86_​644 x 234005455601.08. 02:23
r4s6x86_​644 x 234005431714.12. 13:35
r8s5i6864 x 234005440014.12. 14:01
r0s5sx86_​644 x 234005456214.12. 13:13
r9s5sx86_​644 x 234005455514.12. 14:06
r8s7sx86_​644 x 234005452804.07. 01:59
rcs1x86_​646 x 234678337614.12. 14:21
r0s8sx86_​646 x 234708337614.12. 13:15
rcs6x86_​644 x 135002794814.12. 14:23
r8s3x86_​644 x 235005587214.12. 13:59
r0s6x86_​644 x 235005591514.12. 13:13
r0s5x86_​644 x 235005591714.12. 13:12
r3s0i6864 x 235005605414.12. 13:24
r6s0x86_​648 x 136005779214.12. 13:45
r0s3x86_​646 x 236008646214.12. 13:11
r0s4x86_​642 x 237002954514.12. 13:11
r2s7x86_​644 x 137002959514.12. 13:23
r5s2sx86_​644 x 240006386312.04. 01:34
r0s8x86_​644 x 240006416214.12. 13:14
 

Valid XHTML 1.0 Transitional