You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-06-25 - 12:17

Dates and Events:

Breaking News:

2016-11-12 12:00

Raspberry Pi and real-time Linux

Let's have a look at the OSADL QA Farm data


2016-09-17 12:00

Preemption latency of real-time Linux systems

How to measure it – and how to fix it, if it's too high?


2014-11-18 00:00

Linux real-time: New stable release available -

but next one depends on more support from industrial users



Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r2s1arm​v5tejl1 x 120019925.06. 01:20
r8s1i5861 x 130060125.06. 01:55
r2s5ppc1 x 13966625.06. 01:21
ras7ppc1 x 13966525.06. 02:08
r5s8ppc1 x 1400263725.06. 01:38
r5s7mips​1 x 149249225.06. 01:38
r8s6arm​v7l1 x 150049825.06. 01:57
r4s5arm​v7l1 x 1500025.06. 01:32
r4s3i5861 x 150099625.06. 01:31
ras4arm​v7l1 x 150039825.06. 02:07
r2s8arm​v6l1 x 153253025.06. 01:22
r3s7i6861 x 1533106625.06. 01:25
r5s6ppc1 x 153313325.06. 01:37
r7s4arm​v7l1 x 153634825.06. 01:45
r5s5sarm​v7l1 x 160060025.06. 01:37
r5s5arm​v7l1 x 160059725.06. 01:36
r2s3arm​v7l1 x 160049525.06. 01:20
r7s2i6861 x 1600119625.06. 01:43
rbs8arm​v7l2 x 1666265025.06. 02:24
r2s2arm​v7l1 x 172049925.06. 01:20
r7s3i6861 x 1800160225.06. 01:44
r4s2sarm​v7l1 x 180053025.06. 01:30
r4s2arm​v7l1 x 180047725.06. 01:28
r2s4mips​641 x 180053125.06. 01:20
rbs3arm​v7l4 x 190017625.06. 02:21
rbs7arm​v7l4 x 19964825.06. 02:24
r9s8arm​v7l4 x 1996632425.06. 02:03
r9s4i6861 x 21000399025.06. 02:00
r7s7arm​v7l2 x 11000118125.06. 01:49
ras6sarm​v7l1 x 11000198730.05. 14:09
r7s8arm​v7l1 x 1100079625.06. 01:53
rbs2i6861 x 11000199925.06. 02:21
r7s6arm​v7l1 x 1100039825.06. 01:47
r7s8sarm​v7l1 x 1100099325.06. 01:54
r9s7arm​v7l2 x 11000025.06. 02:02
ras2x86_​642 x 11067426625.06. 02:06
r4s8x86_​642 x 11140399925.06. 01:33
rbs3sarm​v7l4 x 1120022825.06. 02:22
r1s5ppc2 x 1120040025.06. 01:18
r7s3sarm​v7l4 x 1120015225.06. 01:45
rbs4x86_​644 x 11200960025.06. 02:23
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s5i6861 x 11300259325.06. 01:46
r9s4sx86_​642 x 11333532825.06. 02:01
rcs3i6862 x 11400558625.06. 02:25
r3s4x86_​641 x 21400560025.06. 01:24
ras1i6861 x 11400279925.06. 02:06
r2s6i6861 x 11500299925.06. 01:21
r6s5i6861 x 11500299225.06. 01:40
r3s2i6861 x 11530306225.06. 01:23
r1s7arm​v6l1 x 1153053025.06. 01:18
r4s7x86_​644 x 116001279625.06. 01:33
r6s6i6861 x 11600319225.06. 01:41
r7s1x86_​644 x 116001283925.06. 01:42
r1s8i6861 x 21600640025.06. 01:19
r3s6x86_​641 x 21667666625.06. 01:24
r1s4x86_​642 x 216671333225.06. 01:17
r6s2x86_​642 x 11667957625.06. 01:39
rcs7x86_​642 x 218001439625.06. 02:26
r1s3x86_​641 x 11800359025.06. 01:17
r8s4si6864 x 118331466425.06. 01:57
r8s4i6864 x 118331466425.06. 01:56
r8s8i6862 x 11900758725.06. 01:58
rbs6x86_​644 x 119901603725.06. 02:23
rbs5i6862 x 12000799925.06. 02:23
r9s1x86_​642 x 12000399225.06. 01:59
r6s1x86_​642 x 12000798025.06. 01:38
ras3aarch​648 x 12000400025.06. 02:07
r5s3x86_​644 x 220003187925.06. 01:35
r4s1sx86_​642 x 221001673825.06. 01:28
r1s1x86_​642 x 16 x 1210013438425.06. 01:16
r1s6x86_​642 x 221301702425.06. 01:18
r5s0x86_​642 x 222001757925.06. 01:34
r6s4x86_​641 x 12200438825.06. 01:40
r6s3x86_​644 x 222003512025.06. 01:39
r6s8x86_​642 x 223001838025.06. 01:42
r4s0x86_​642 x 223001840025.06. 01:26
r0s1x86_​642 x 223001840025.06. 01:10
r7s0x86_​642 x 223001839625.06. 01:42
ras0x86_​642 x 223001840025.06. 02:06
r9s0x86_​642 x 223001841625.06. 01:59
r8s0x86_​642 x 223001841525.06. 01:54
r6s7i6862 x 12300917625.06. 01:41
r3s1i6864 x 124001912825.06. 01:23
r1s2x86_​642 x 12400960025.06. 01:16
rcs6x86_​644 x 125001996425.06. 02:26
ras8i6862 x 125001077625.06. 02:08
r9s3x86_​644 x 225003669525.06. 02:00
rbs0i6862 x 225001995225.06. 02:09
r0s0x86_​642 x 225001997525.06. 01:10
r3s0i6862 x 225001995225.06. 01:22
r5s4x86_​642 x 225302026425.06. 01:35
r5s4si6862 x 225302026425.06. 01:35
r0s2x86_​644 x 126672127725.06. 01:10
r3s6sx86_​642 x 226672133225.06. 01:25
rcs8x86_​646 x 226706411325.06. 02:27
r9s2x86_​644 x 227004320025.06. 02:00
r9s5x86_​642 x 127001077625.06. 02:01
r5s2x86_​644 x 127002169825.06. 01:34
r4s1x86_​642 x 227002155425.06. 01:27
r8s7x86_​642 x 127001077625.06. 01:57
rcs2x86_​642 x 128001123325.06. 02:25
r8s2x86_​642 x 129001157225.06. 01:56
r9s6x86_​642 x 230002394425.06. 02:02
r0s7x86_​646 x 230008017225.06. 01:13
r2s0x86_​644 x 131002481425.06. 01:19
r1s0x86_​644 x 131002481425.06. 01:15
rbs1x86_​644 x 131002480025.06. 02:09
r3s8i6866 x 132003852425.06. 01:26
r0s1sx86_​644 x 233005280025.06. 01:10
r5s1i6864 x 233305318525.06. 01:34
r3s3x86_​646 x 233337999225.06. 01:23
r4s6x86_​644 x 234005425625.06. 01:32
r8s5i6864 x 234005440025.06. 01:57
r9s5sx86_​644 x 234005452825.06. 02:02
r8s7sx86_​644 x 234005452825.06. 01:58
rcs1x86_​646 x 234678324825.06. 02:24
r0s8sx86_​646 x 234708319625.06. 01:14
r8s3x86_​644 x 235005587225.06. 01:56
r0s6x86_​644 x 235005590725.06. 01:12
r0s5x86_​644 x 235005590825.06. 01:12
r6s0x86_​648 x 136005778425.06. 01:38
r0s3x86_​646 x 236008645725.06. 01:11
r0s4x86_​642 x 237002954225.06. 01:11
r2s7x86_​644 x 137002959425.06. 01:21
r5s2sx86_​644 x 240006386312.04. 01:34
r0s8x86_​644 x 240006416225.06. 01:13
 

Valid XHTML 1.0 Transitional