You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2019-01-16 - 13:45

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r3s5i5861 x 113326516.01. 13:28
r2s1arm​v5tejl1 x 120019916.01. 13:22
r8s1i5861 x 130060116.01. 02:09
r2s5ppc1 x 13966626.01. 13:22
ras7ppc1 x 13966516.01. 02:27
r5s8ppc1 x 1400263716.01. 01:53
r4s8arm​v7l1 x 140039816.01. 13:43
r2s8ppc1 x 14006616.01. 13:25
r4s8sarm​v7l1 x 140039816.01. 13:44
r8s6arm​v7l1 x 150049816.01. 02:12
r4s5arm​v7l1 x 1500016.01. 13:39
r4s3i5861 x 150099616.01. 13:38
ras4arm​v7l1 x 150039816.01. 02:24
r5s7sarm​v7l1 x 15286416.01. 01:52
r5s7arm​v7l1 x 15286415.01. 13:52
r3s7i6861 x 1533106616.01. 13:30
r5s6ppc1 x 153313316.01. 01:51
r7s4arm​v7l1 x 153634816.01. 02:02
r5s5sarm​v7l1 x 160060016.01. 01:47
r5s5arm​v7l1 x 160059716.01. 01:47
r2s3arm​v7l1 x 160049516.01. 13:22
phyboard-wega-r2-am335x-1arm​v7l1 x 160059716.01. 02:21
r7s2i6861 x 1600119616.01. 01:58
rbs8arm​v7l2 x 1666265016.01. 02:34
r7s3arm​v6l1 x 1700516.01. 01:59
r2s2arm​v7l1 x 172049916.01. 13:22
ras4sarm​v7l1 x 180039816.01. 02:24
r9s8sarm​v7l1 x 180079616.01. 02:22
r4s2sarm​v7l1 x 180053016.01. 13:35
r4s2arm​v7l1 x 180039816.01. 13:33
r2s4mips​641 x 180053110.01. 01:23
rbs3arm​v7l4 x 190015216.01. 02:29
rbs7arm​v7l4 x 19962416.01. 02:33
rbs7sarm​v7l4 x 1996632415.01. 14:35
r9s4i6861 x 21000399016.01. 02:18
r7s5sarm​v7l2 x 1100040016.01. 02:03
ras6sarm​v7l1 x 11000198716.01. 02:26
ras6arm​v7l1 x 11000198716.01. 02:26
r7s8arm​v7l1 x 1100079616.01. 02:07
ras5arm​v7l2 x 110002416.01. 02:26
rbs2i6861 x 11000199916.01. 02:29
r7s6arm​v7l1 x 1100039816.01. 02:03
ras5sarm​v7l2 x 110002416.01. 02:26
r7s8sarm​v7l1 x 1100079616.01. 02:08
r9s7arm​v7l2 x 11000016.01. 02:20
ras2x86_​642 x 11067426616.01. 02:23
rcs4x86_​642 x 11100437616.01. 02:39
r6s4x86_​642 x 11100437616.01. 01:55
r9s1sx86_​642 x 11140399816.01. 02:16
r4s4ppc4 x 1120049816.01. 01:38
r1s5ppc2 x 1120040016.01. 13:19
rbs4x86_​644 x 11200960016.01. 02:31
r4s4sppc4 x 11200960006.08. 11:25
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s5i6861 x 11300259316.01. 02:03
rbs6sx86_​642 x 11333533216.01. 02:32
r9s4sx86_​642 x 11333534716.01. 02:18
rcs3i6862 x 11400558815.01. 14:41
rbs3sarm​v7l4 x 1140035616.01. 02:30
r3s4x86_​641 x 21400559822.12. 01:28
r7s3sarm​v7l4 x 1140035616.01. 02:01
ras1i6861 x 11400279916.01. 02:23
rcs7sx86_​644 x 115001198016.01. 02:45
r2s6i6861 x 11500299916.01. 13:23
r6s5i6861 x 11500299216.01. 01:55
r3s2i6861 x 11530306116.01. 13:26
r7s7x86_​644 x 116001276716.01. 02:06
ras8sx86_​644 x 116001274816.01. 02:28
r6s6i6861 x 11600319116.01. 01:56
r4s5saarch​644 x 1160020016.01. 13:40
r5s3sx86_​644 x 116001274816.01. 01:45
r7s1x86_​644 x 116001283916.01. 01:58
r1s8i6861 x 21600640016.01. 13:20
r3s6x86_​641 x 21667666416.01. 13:28
r1s4x86_​642 x 216671333216.01. 13:19
r6s2x86_​642 x 11667957816.01. 01:54
r6s0x86_​642 x 10 x 2170013614016.01. 01:53
rcs7x86_​642 x 218001440016.01. 02:44
r1s3x86_​641 x 11800359016.01. 13:18
r8s4si6864 x 118331466416.01. 02:11
r4s7i6864 x 118331466016.01. 13:40
r4s7sx86_​642 x 11833733016.01. 13:42
r8s4i6864 x 118331466416.01. 02:11
r1s8sx86_​644 x 119001518016.01. 13:21
r8s8i6862 x 11900758716.01. 02:14
rbs6x86_​644 x 119151532416.01. 02:32
r2s6sx86_​644 x 119901599216.01. 13:24
rbs5i6862 x 12000799916.01. 02:31
r9s1x86_​642 x 12000399116.01. 02:15
r6s1x86_​642 x 12000798016.01. 01:53
ras3aarch​648 x 12000400016.01. 02:23
r5s3x86_​644 x 220003187216.01. 13:45
r8s2x86_​642 x 221001676016.01. 02:09
r8s2sx86_​642 x 221001676016.01. 02:10
r4s1sx86_​642 x 221001676816.01. 13:32
r1s1x86_​642 x 16 x 1210013436816.01. 13:17
r1s6x86_​642 x 221301706816.01. 01:20
r5s0x86_​642 x 222001758416.01. 13:44
r6s3x86_​644 x 222003512016.01. 01:54
r6s8x86_​642 x 223001835616.01. 01:57
r4s0x86_​642 x 223001840016.01. 13:31
r0s1x86_​644 x 223005600016.01. 13:10
r7s0x86_​642 x 223001841716.01. 01:58
ras0x86_​642 x 223001841516.01. 02:22
r9s0x86_​642 x 223001840016.01. 02:14
r8s0x86_​642 x 223001839616.01. 02:08
r6s7i6862 x 12300917616.01. 01:57
r7s7sx86_​642 x 223001844816.01. 02:07
r3s1i6862 x 12400959916.01. 13:26
r1s2x86_​642 x 12400960016.01. 13:18
rcs0x86_​642 x 4 x 224007736816.01. 02:34
ras8i6862 x 125001077416.01. 02:27
r9s3x86_​644 x 225003670516.01. 02:17
rbs0i6862 x 225001760016.01. 02:28
r0s0x86_​644 x 225003999216.01. 13:10
r5s4x86_​642 x 225302026416.01. 01:46
r5s4si6862 x 225302026416.01. 01:46
r8s3x86_​644 x 126672127616.01. 02:10
r3s6sx86_​642 x 226672133216.01. 13:29
rcs8x86_​646 x 226706414016.01. 02:46
r9s2x86_​644 x 227004319216.01. 02:16
r9s5x86_​642 x 127001077816.01. 02:19
r5s2x86_​644 x 127002169916.01. 13:45
r4s1x86_​642 x 227002155316.01. 13:31
r8s7x86_​642 x 127001077916.01. 02:13
rcs5x86_​642 x 128001123216.01. 02:40
rcs5sx86_​642 x 128001123216.01. 02:42
r1s7arm​v6l1 x 1280053016.01. 13:20
rcs2x86_​642 x 128001123216.01. 02:37
r9s6x86_​642 x 230002396716.01. 02:20
r9s3sx86_​644 x 130002400016.01. 02:17
r2s0x86_​644 x 131002479616.01. 13:21
r1s0x86_​644 x 131002480016.01. 13:17
rbs1x86_​644 x 131002480016.01. 02:29
r3s8i6866 x 132003852616.01. 13:30
rcs3sx86_​644 x 233005269616.01. 02:37
r8s7sx86_​642 x 133001324816.01. 02:13
r0s1sx86_​644 x 233005280016.01. 13:11
rcs8sx86_​644 x 233005280016.01. 02:47
r5s1i6864 x 233305318516.01. 13:44
r3s3x86_​646 x 233337999216.01. 13:27
r0s7x86_​646 x 233337999216.01. 13:15
r4s6x86_​644 x 234005426416.01. 13:40
r8s5i6864 x 234005439216.01. 02:12
r0s5sx86_​644 x 234005452816.01. 13:14
r9s5sx86_​644 x 234005452816.01. 02:19
rcs1x86_​646 x 234678337716.01. 02:36
r0s8sx86_​646 x 234708337616.01. 13:16
r0s6x86_​644 x 235005587216.01. 13:14
r0s2sx86_​644 x 235005586416.01. 13:11
r0s5x86_​644 x 235005587216.01. 13:13
r3s0i6864 x 235005604016.01. 13:25
r0s3x86_​646 x 236008638816.01. 13:12
r0s4x86_​642 x 237002953216.01. 13:13
r0s8x86_​6416 x 2370021715216.01. 13:16
r2s7x86_​644 x 137002960016.01. 13:24
rcs6x86_​644 x 240006412816.01. 02:44
r5s2sx86_​644 x 240006386312.04. 01:34
r0s2x86_​644 x 242006720016.01. 13:11
 

Valid XHTML 1.0 Transitional