You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2020-02-17 - 11:14
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
rds5x86_​644 x 11274817.02. 02:35
r3s5i5861 x 113326517.02. 01:26
r2s1arm​v5tejl1 x 120019917.02. 01:21
r8s1i5861 x 130060102.01. 02:02
r2s5ppc1 x 13966626.01. 13:22
ras7ppc1 x 13966517.02. 02:13
r5s8ppc1 x 1400263715.07. 01:50
r1s4sarm​v7l2 x 14004817.02. 01:17
r7s5sarm​v7l2 x 140040002.01. 01:58
r4s8arm​v7l1 x 140039817.02. 01:39
r2s8ppc1 x 14006617.02. 01:23
r4s8sarm​v7l1 x 140039817.02. 01:39
r8s6arm​v7l1 x 150049817.02. 02:02
r4s5arm​v7l1 x 1500017.02. 01:37
r4s3i5861 x 150099617.02. 01:33
ras4arm​v7l1 x 150039826.11. 14:13
r5s7sarm​v7l1 x 15284817.02. 01:49
r5s7arm​v7l1 x 15286417.02. 01:47
r3s7i6861 x 1533106611.02. 01:26
r5s6ppc1 x 153313317.02. 01:47
r7s4arm​v7l1 x 153634816.10. 14:00
r5s5sarm​v7l1 x 160060017.02. 01:44
r5s5arm​v7l1 x 160059717.02. 01:42
ras4sarm​v7l1 x 160059707.02. 02:45
r2s3arm​v7l1 x 160049517.02. 01:21
r9s8arm​v7l1 x 160059725.06. 02:14
r7s2i6861 x 1600119619.07. 13:52
rbs8arm​v7l2 x 1666265017.02. 02:21
r7s3arm​v6l1 x 1700517.02. 01:54
r2s2arm​v7l1 x 172049917.02. 01:21
r9s8sarm​v7l1 x 180079617.02. 02:11
r4s2sarm​v7l1 x 180053017.02. 01:31
r4s2arm​v7l1 x 180053017.02. 01:30
r2s4mips​641 x 180053110.01. 01:23
rbs3arm​v7l4 x 190015210.02. 14:21
rbs7arm​v7l4 x 19962402.01. 16:34
rbs7sarm​v7l4 x 1996632409.01. 02:23
r9s4i6861 x 21000398817.02. 02:08
ras6sarm​v7l1 x 11000198717.02. 02:13
ras6arm​v7l1 x 11000198717.02. 02:13
r7s8arm​v7l1 x 1100079617.02. 01:58
ras5arm​v7l2 x 110002417.02. 02:12
rbs2i6861 x 11000199917.02. 02:16
r7s6arm​v7l1 x 1100039817.02. 01:57
ras5sarm​v7l2 x 110002417.02. 02:13
r7s8sarm​v7l1 x 1100099617.02. 01:58
r9s7arm​v7l2 x 11000017.02. 02:10
ras2x86_​642 x 11067426617.02. 02:12
rcs4x86_​642 x 11100437617.02. 02:25
r6s4x86_​642 x 11100437617.02. 01:51
r9s1sx86_​642 x 11140399817.02. 02:05
r4s4ppc4 x 1120049813.07. 13:33
r1s5aarch​644 x 1120079617.02. 01:18
r3s5sppc2 x 1120040010.02. 13:27
r1s4arm​v7l2 x 112004817.02. 01:17
rbs4x86_​644 x 11200960002.01. 02:22
r4s4sppc4 x 11200960006.08. 11:25
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s5i6861 x 11300259317.02. 01:57
r8s8x86_​642 x 11300514417.02. 02:03
rbs6sx86_​642 x 11333533217.02. 02:20
r9s4sx86_​642 x 11333534717.02. 02:08
rcs3i6862 x 11400558617.02. 02:24
rbs3sarm​v7l4 x 1140015217.02. 02:19
r3s4x86_​641 x 21400560010.01. 01:28
r7s3sarm​v7l4 x 1140035617.02. 01:56
ras1i6861 x 11400279917.02. 02:11
r4s3si6861 x 11466293217.02. 01:34
r7s2sarm​v7l4 x 11500108017.02. 01:53
rcs7sx86_​644 x 115001198017.02. 02:31
r2s6i6861 x 11500299917.02. 01:22
r6s5i6861 x 11500299228.01. 13:54
r3s2i6861 x 11530306217.02. 01:24
r7s7x86_​644 x 116001276717.02. 01:57
rds7x86_​644 x 116001274817.02. 02:37
r9s3x86_​644 x 116001274817.02. 02:07
rds6x86_​644 x 116001274817.02. 02:36
ras8sx86_​644 x 116001274817.02. 02:14
rbs4sx86_​644 x 116001274814.01. 02:17
r6s6i6861 x 11600319117.02. 01:52
rds8x86_​644 x 116001274817.02. 02:38
r4s5saarch​644 x 1160020017.02. 01:37
r5s3sx86_​644 x 116001274817.02. 01:41
r7s1x86_​644 x 116001283917.02. 01:53
r1s8i6861 x 21600639817.02. 01:19
r3s6x86_​641 x 21667666617.02. 01:26
r1s6sx86_​642 x 216671333217.02. 01:18
r6s2x86_​642 x 11667957802.01. 13:55
r6s0x86_​642 x 10 x 2170013614017.02. 01:50
rcs7x86_​642 x 218001439617.02. 02:30
rds0x86_​644 x 218003199217.02. 02:33
r3s2sx86_​641 x 11800359014.02. 23:48
r8s4si6862 x 11833733217.02. 02:01
r4s7i6864 x 118331466017.02. 01:38
r4s7sx86_​642 x 11833733017.02. 01:38
r8s4i6864 x 118331466417.02. 02:01
r1s8sx86_​644 x 119001517917.02. 01:20
rds3x86_​644 x 119101532417.02. 02:34
rds4x86_​644 x 119101532417.02. 02:34
rds2x86_​644 x 119101532417.02. 02:34
rds1x86_​644 x 119101532417.02. 02:33
rbs6x86_​644 x 119151532417.02. 02:20
r2s6sx86_​644 x 119901599217.02. 01:22
rbs5i6862 x 12000799817.02. 02:19
r9s1x86_​642 x 12000399217.02. 02:04
r6s1x86_​642 x 12000798028.03. 13:51
ras3aarch​648 x 12000400017.02. 02:12
r5s3x86_​644 x 220003187217.02. 01:40
r8s2x86_​642 x 221001676017.02. 01:59
r8s2sx86_​642 x 221001676017.02. 02:00
r4s1sx86_​642 x 221001676817.02. 01:29
r1s6x86_​642 x 221301706417.02. 01:18
r5s0x86_​642 x 222001758217.02. 01:39
r6s3x86_​644 x 222003511217.02. 01:51
r6s8x86_​642 x 223001835617.02. 01:52
r4s0x86_​642 x 223001840017.02. 01:28
r0s1x86_​644 x 223005599217.02. 01:10
r1s2x86_​644 x 123002800006.02. 01:16
r7s0x86_​642 x 223001840017.02. 01:53
ras0x86_​642 x 223001840017.02. 02:11
r9s2x86_​642 x 223001836417.02. 02:05
r9s0x86_​642 x 223001840017.02. 02:04
r8s0x86_​642 x 223001840017.02. 01:58
r6s7i6862 x 12300917617.02. 01:52
r7s7sx86_​642 x 223001844818.11. 13:59
r3s1i6862 x 12400959810.02. 13:23
rcs0x86_​648 x 224007736817.02. 02:22
ras8i6862 x 125001077417.02. 02:14
rbs0i6862 x 225001760017.02. 02:15
r0s0x86_​644 x 225004000017.02. 01:10
r5s4x86_​642 x 225302026417.02. 01:42
r5s4si6862 x 225302026417.02. 01:42
r1s1x86_​642 x 226002169617.02. 01:16
r8s3x86_​644 x 126672127617.02. 02:00
r3s6sx86_​642 x 226672133217.02. 01:27
r9s5x86_​642 x 127001077617.02. 02:09
r5s2x86_​644 x 127002169917.02. 01:40
r4s1x86_​642 x 227002155317.02. 01:28
r8s7x86_​642 x 127001077417.02. 02:02
rcs5x86_​642 x 128001119817.02. 02:26
rcs5sx86_​642 x 128001119817.02. 02:28
r1s7arm​v6l1 x 1280053017.02. 01:19
rcs2x86_​642 x 128001123217.02. 02:24
r9s6x86_​642 x 230002396717.02. 02:10
r9s3sx86_​644 x 130002400017.02. 02:07
r2s0x86_​644 x 131002479617.02. 01:20
r1s0x86_​644 x 131002479617.02. 01:15
rbs1x86_​644 x 131002480017.02. 02:15
r3s8i6866 x 132003852617.02. 01:27
rcs3sx86_​644 x 233005269615.02. 14:31
r8s7sx86_​642 x 133001324817.02. 02:03
r0s1sx86_​644 x 233005279217.02. 01:10
rcs8sx86_​644 x 233005280017.02. 02:32
r5s1i6864 x 233305345417.02. 01:39
r3s3x86_​646 x 233337999217.02. 01:25
r9s2sx86_​644 x 233505349617.02. 02:06
r4s6x86_​644 x 234005425617.02. 01:37
r8s5i6864 x 234005439217.02. 02:02
r0s5sx86_​644 x 234005452817.02. 01:13
r9s5sx86_​644 x 234005439217.02. 02:09
rcs1x86_​646 x 234678337617.02. 02:23
r0s8sx86_​646 x 234708319617.02. 01:15
r0s6x86_​644 x 235005587217.02. 01:13
r1s3sx86_​644 x 235005600017.02. 01:17
r0s2sx86_​644 x 235005586406.05. 13:11
r1s3x86_​644 x 235005600017.02. 01:16
r0s2x86_​644 x 235005587217.02. 01:11
r0s5x86_​644 x 235005586417.02. 01:12
r3s0i6864 x 235005599217.02. 01:24
r4s6s-t1x86_​642 x 136001440029.09. 11:13
r4s6sx86_​648 x 136005760010.12. 13:36
r4s6s-t2x86_​642 x 136001440029.08. 01:45
r4s6s-lxc1x86_​642 x 136001440023.11. 13:46
r4s6s-lxc2x86_​642 x 136001440023.11. 13:47
r0s7x86_​648 x 2360011520017.02. 01:14
r0s8x86_​648 x 2360011520017.02. 01:14
r0s3x86_​646 x 236008640017.02. 01:11
r0s7sx86_​648 x 2360011520020.07. 01:15
r0s4x86_​642 x 237002952817.02. 01:12
rcs8x86_​6416 x 2370021715217.02. 02:32
r2s7x86_​644 x 137002959617.02. 01:22
rcs6x86_​644 x 240006399217.02. 02:30
r5s2sx86_​644 x 240006386312.04. 01:34
 

Valid XHTML 1.0 Transitional