You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-08-21 - 06:34

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r2s1arm​v5tejl1 x 120019921.08. 01:20
r8s1i5861 x 130060121.08. 01:54
ras7ppc1 x 13966521.08. 02:04
r5s8ppc1 x 1400263721.08. 01:40
r5s7mips​1 x 149249221.08. 01:40
r8s6arm​v7l1 x 150049821.08. 01:56
r4s5arm​v7l1 x 1500021.08. 01:34
r4s3i5861 x 150099621.08. 01:33
ras4arm​v7l1 x 150039821.08. 02:04
r2s8arm​v6l1 x 153253021.08. 01:22
r3s7i6861 x 1533106621.08. 01:27
r5s6ppc1 x 153313321.08. 01:39
r7s4arm​v7l1 x 153635121.08. 01:48
r5s5sarm​v7l1 x 160060021.08. 01:39
r5s5arm​v7l1 x 160059721.08. 01:38
r4s8arm​v7l1 x 1600021.08. 01:35
r2s3arm​v7l1 x 160049521.08. 01:21
r7s2i6861 x 1600119721.08. 01:45
r4s8sarm​v7l1 x 1600021.08. 01:36
rbs8arm​v7l2 x 1666265021.08. 02:21
r2s2arm​v7l1 x 172049921.08. 01:21
r7s3i6861 x 1800160221.08. 01:47
r4s2sarm​v7l1 x 180039821.08. 01:32
r4s2arm​v7l1 x 180039821.08. 01:30
r2s4mips​641 x 180053121.08. 01:21
rbs3arm​v7l4 x 190015221.08. 02:18
rbs7arm​v7l4 x 19964821.08. 02:20
r9s8arm​v7l4 x 1996632421.08. 02:02
r9s4i6861 x 21000399021.08. 01:59
ras6sarm​v7l1 x 11000198730.05. 14:09
r7s8arm​v7l1 x 1100079621.08. 01:52
rbs2i6861 x 11000199921.08. 02:18
r7s6arm​v7l1 x 1100039821.08. 01:49
r7s8sarm​v7l1 x 1100099321.08. 01:53
r9s7arm​v7l2 x 11000021.08. 02:01
ras2x86_​642 x 11067426621.08. 02:03
r9s1sx86_​642 x 11140399821.08. 01:58
rbs3sarm​v7l4 x 1120015221.08. 02:19
r1s5ppc2 x 1120040021.08. 01:18
r7s3sarm​v7l4 x 1120015221.08. 01:47
rbs4x86_​644 x 11200960018.08. 14:20
ras3sarm​v7l8 x 1130074421.05. 14:08
r7s5i6861 x 11300259321.08. 01:48
r9s4sx86_​642 x 11333532820.08. 14:00
rcs3i6862 x 11400558621.08. 02:22
r3s4x86_​641 x 21400560021.08. 01:26
ras1i6861 x 11400279921.08. 02:03
r2s6i6861 x 11500299921.08. 01:22
r6s5i6861 x 11500299221.08. 01:43
r3s2i6861 x 11530306121.08. 01:25
r1s7arm​v6l1 x 1153053021.08. 01:19
r7s7x86_​644 x 116001276721.08. 01:52
r4s7x86_​644 x 116001279621.08. 01:35
r6s6i6861 x 11600319221.08. 01:44
r7s1x86_​644 x 116001283921.08. 01:45
r1s8i6861 x 21600640021.08. 01:19
r3s6x86_​641 x 21667666621.08. 01:26
r1s4x86_​642 x 216671333221.08. 01:18
r6s2x86_​642 x 11667957621.08. 01:41
rcs7x86_​642 x 218001439621.08. 02:23
r1s3x86_​641 x 11800359021.08. 01:17
r8s4si6864 x 118331466421.08. 01:55
r8s4i6864 x 118331466421.08. 01:55
r8s8i6862 x 11900758721.08. 01:57
rbs6x86_​644 x 119901603721.08. 02:19
rbs5i6862 x 12000799821.08. 02:19
r9s1x86_​642 x 12000399221.08. 01:58
r6s1x86_​642 x 12000798021.08. 01:41
ras3aarch​648 x 12000400021.08. 02:03
r5s3x86_​644 x 220003187921.08. 01:37
r4s1sx86_​642 x 221001673821.08. 01:30
r1s1x86_​642 x 16 x 1210013438721.08. 01:16
r1s6x86_​642 x 221301702421.08. 01:19
r5s0x86_​642 x 222001757921.08. 01:36
r6s4x86_​641 x 12200438821.08. 01:42
r6s3x86_​644 x 222003512021.08. 01:42
r6s8x86_​642 x 223001838021.08. 01:44
r4s0x86_​642 x 223001840021.08. 01:29
r0s1x86_​642 x 223001840021.08. 01:10
r7s0x86_​642 x 223001839621.08. 01:45
ras0x86_​642 x 223001840021.08. 02:02
r9s0x86_​642 x 223001841721.08. 01:57
r8s0x86_​642 x 223001841621.08. 01:53
r6s7i6862 x 12300917621.08. 01:44
r7s7sx86_​642 x 223001844921.08. 01:52
r3s1i6864 x 124001912821.08. 01:25
r1s2x86_​642 x 12400959821.08. 01:17
rcs6x86_​644 x 125001996421.08. 02:22
ras8i6862 x 125001077621.08. 02:05
r9s3x86_​644 x 225003669521.08. 01:59
rbs0i6862 x 225001995221.08. 02:05
r0s0x86_​642 x 225001997021.08. 01:10
r3s0i6862 x 225001995621.08. 01:23
r5s4x86_​642 x 225302026421.08. 01:37
r5s4si6862 x 225302026421.08. 01:38
r0s2x86_​644 x 126672127721.08. 01:10
r3s6sx86_​642 x 226672133221.08. 01:27
rcs8x86_​646 x 226706414021.08. 02:23
r9s2x86_​644 x 227004320021.08. 01:59
r9s5x86_​642 x 127001077621.08. 02:00
r5s2x86_​644 x 127002169821.08. 01:37
r4s1x86_​642 x 227002155321.08. 01:29
r8s7x86_​642 x 127001077621.08. 01:56
rcs2x86_​642 x 128001123321.08. 02:21
r8s2x86_​642 x 129001157221.08. 01:54
r9s6x86_​642 x 230002394421.08. 02:01
r0s7x86_​646 x 230008017221.08. 01:13
r2s0x86_​644 x 131002481421.08. 01:20
r1s0x86_​644 x 131002481421.08. 01:16
rbs1x86_​644 x 131002480021.08. 02:06
r3s8i6866 x 132003852421.08. 01:28
r0s1sx86_​644 x 233005280021.08. 01:10
rcs8sx86_​644 x 233005283621.08. 02:24
r5s1i6864 x 233305318521.08. 01:36
r3s3x86_​646 x 233337999221.08. 01:25
rcs5x86_​644 x 234005455601.08. 02:23
r4s6x86_​644 x 234005425621.08. 01:34
r8s5i6864 x 234005440021.08. 01:56
r0s5sx86_​644 x 234005455921.08. 01:12
r9s5sx86_​644 x 234005452821.08. 02:01
r8s7sx86_​644 x 234005452804.07. 01:59
rcs1x86_​646 x 234678337721.08. 02:21
r0s8sx86_​646 x 234708319721.08. 01:15
r8s3x86_​644 x 235005587221.08. 01:55
r0s6x86_​644 x 235005590321.08. 01:13
r0s5x86_​644 x 235005589821.08. 01:12
r6s0x86_​648 x 136005778421.08. 01:41
r0s3x86_​646 x 236008645721.08. 01:11
r0s4x86_​642 x 237002954521.08. 01:11
r2s7x86_​644 x 137002959421.08. 01:22
r5s2sx86_​644 x 240006386312.04. 01:34
r0s8x86_​644 x 240006416221.08. 01:14
 

Valid XHTML 1.0 Transitional