You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-12-18 - 07:55

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r8s6arm​v7l1 x 150049818.12. 01:56
r5s8ppc1 x 1400263718.12. 01:41
r5s5sarm​v7l1 x 160060018.12. 01:40
r3s2i6861 x 11530306218.12. 01:25
r5s5arm​v7l1 x 160059718.12. 01:39
r3s7i6861 x 1533106618.12. 01:28
r4s5arm​v7l1 x 1500018.12. 01:35
r4s8arm​v7l1 x 140039818.12. 01:36
r6s4x86_​641 x 12200438918.12. 01:43
r2s3arm​v7l1 x 160049518.12. 01:22
ras6sarm​v7l1 x 11000198718.12. 02:09
r2s2arm​v7l1 x 172049918.12. 01:22
r4s2sarm​v7l1 x 180019918.12. 01:32
ras6arm​v7l1 x 11000198718.12. 02:09
r7s2i6861 x 1600119718.12. 01:46
r7s8arm​v7l1 x 1100079618.12. 01:52
r5s6ppc1 x 153313318.12. 01:40
r7s4arm​v7l1 x 153635118.12. 01:48
r4s2arm​v7l1 x 180053018.12. 01:31
r4s3i5861 x 150099618.12. 01:34
r1s3x86_​641 x 11800359018.12. 01:17
r6s6i6861 x 11600319118.12. 01:44
r2s6i6861 x 11500299918.12. 01:23
r6s5i6861 x 11500299218.12. 01:43
r2s8ppc1 x 14006618.12. 01:24
ras1i6861 x 11400279918.12. 02:07
ras4arm​v7l1 x 150039818.12. 02:08
r4s8sarm​v7l1 x 140039818.12. 01:36
rbs2i6861 x 11000199918.12. 02:11
r7s6arm​v7l1 x 1100039818.12. 01:49
r8s1i5861 x 130060118.12. 01:54
r7s5i6861 x 11300259318.12. 01:49
r2s1arm​v5tejl1 x 120019918.12. 01:21
r7s8sarm​v7l1 x 1100079618.12. 01:53
r2s4mips​641 x 180053118.12. 01:22
ras7ppc1 x 13966518.12. 02:09
r9s4i6861 x 21000399018.12. 01:59
r3s6x86_​641 x 21667666618.12. 01:27
r3s4x86_​641 x 21400559818.12. 01:26
rbs5i6862 x 12000799918.12. 02:13
r8s2x86_​642 x 129001157218.12. 01:54
rcs3i6862 x 11400558818.12. 02:17
r9s1x86_​642 x 12000399118.12. 01:58
r1s5ppc2 x 1120040018.12. 01:18
r1s8i6861 x 21600640018.12. 01:19
r9s1sx86_​642 x 11140399918.12. 01:58
rcs2x86_​642 x 128001123318.12. 02:17
rbs8arm​v7l2 x 1666265018.12. 02:14
rcs4x86_​642 x 11100438018.12. 02:18
r1s2x86_​642 x 12400960018.12. 01:16
r6s1x86_​642 x 12000797818.12. 01:41
ras8i6862 x 125001077418.12. 02:10
r9s5x86_​642 x 127001078018.12. 02:00
ras5arm​v7l2 x 110002418.12. 02:09
r9s4sx86_​642 x 11333534718.12. 02:00
ras5sarm​v7l2 x 110002418.12. 02:09
r6s2x86_​642 x 11667958118.12. 01:42
r8s7x86_​642 x 127001077818.12. 01:56
r6s7i6862 x 12300917618.12. 01:45
r8s8i6862 x 11900758718.12. 01:57
r9s7arm​v7l2 x 11000018.12. 02:04
ras2x86_​642 x 11067426618.12. 02:08
r1s6x86_​642 x 221301702018.12. 01:18
r6s8x86_​642 x 223001838218.12. 01:45
r4s0x86_​642 x 223001842318.12. 01:29
r0s1x86_​642 x 223001839618.12. 01:10
r5s0x86_​642 x 222001758118.12. 01:36
r9s6x86_​642 x 230002396718.12. 02:03
rcs7x86_​642 x 218001439918.12. 02:19
r5s4x86_​642 x 225302026418.12. 01:38
r7s0x86_​642 x 223001841718.12. 01:46
ras0x86_​642 x 223001841918.12. 02:07
r0s4x86_​642 x 237002954518.12. 01:11
r1s4x86_​642 x 216671333218.12. 01:17
r9s0x86_​642 x 223001841618.12. 01:57
rbs0i6862 x 225001995218.12. 02:10
r3s6sx86_​642 x 226672133218.12. 01:27
r8s0x86_​642 x 223001841518.12. 01:53
r4s1sx86_​642 x 221001673818.12. 01:30
r4s1x86_​642 x 227002155018.12. 01:29
r5s4si6862 x 225302026418.12. 01:38
r7s7sx86_​642 x 223001844818.12. 01:52
r4s4aarch​644 x 120018.12. 01:34
r3s1i6864 x 124001912818.12. 01:25
rcs6x86_​644 x 135002794818.12. 02:18
rbs6x86_​644 x 119901604918.12. 02:13
rbs3sarm​v7l4 x 1120015218.12. 02:11
r8s4si6864 x 118331466418.12. 01:55
r7s7x86_​644 x 116001276718.12. 01:52
rbs7arm​v7l4 x 19964818.12. 02:13
r2s0x86_​644 x 131002481518.12. 01:19
r4s7x86_​644 x 116001281718.12. 01:35
r9s8arm​v7l4 x 1996632418.12. 02:04
r1s0x86_​644 x 131002481518.12. 01:15
r5s2x86_​644 x 127002169918.12. 01:37
rbs3arm​v7l4 x 190017607.12. 02:14
r7s3sarm​v7l4 x 1120015213.12. 13:51
r0s2x86_​644 x 126672127718.12. 01:10
rbs4x86_​644 x 11200960018.12. 02:12
r7s1x86_​644 x 116001283918.12. 01:46
rbs1x86_​644 x 131002481418.12. 02:10
r8s4i6864 x 118331466418.12. 01:55
r2s7x86_​644 x 137002959518.12. 01:23
r4s4sppc4 x 149818.12. 01:35
r3s8i6866 x 132003852418.12. 01:28
rcs5x86_​644 x 234005455601.08. 02:23
r4s6x86_​644 x 234005431718.12. 01:35
r8s5i6864 x 234005440018.12. 01:56
r5s2sx86_​644 x 240006386312.04. 01:34
r8s3x86_​644 x 235005587218.12. 01:54
r0s6x86_​644 x 235005591518.12. 01:13
r0s5sx86_​644 x 234005456218.12. 01:12
r9s3x86_​644 x 225003670518.12. 01:59
r9s2x86_​644 x 227004320018.12. 01:59
r9s5sx86_​644 x 234005455518.12. 02:01
r5s3x86_​644 x 220003187918.12. 01:38
r0s8x86_​644 x 240006416218.12. 01:14
r8s7sx86_​644 x 234005452804.07. 01:59
r5s1i6864 x 233305318518.12. 01:37
r0s1sx86_​644 x 233005280018.12. 01:10
r0s0x86_​644 x 225004003718.12. 01:10
r0s5x86_​644 x 235005591718.12. 01:12
r6s3x86_​644 x 222003523618.12. 01:42
rcs8sx86_​644 x 233005280018.12. 02:20
r3s0i6864 x 235005605418.12. 01:24
ras3sarm​v7l8 x 1130074421.05. 14:08
ras3aarch​648 x 12000400018.12. 02:08
r6s0x86_​648 x 136005779218.12. 01:41
r3s3x86_​646 x 233337999218.12. 01:26
r0s7x86_​646 x 230008005718.12. 01:13
rcs1x86_​646 x 234678337618.12. 02:16
r0s3x86_​646 x 236008646218.12. 01:11
rcs8x86_​646 x 226706414018.12. 02:19
r0s8sx86_​646 x 234708337618.12. 01:15
rcs0x86_​642 x 8 x 224007680018.12. 02:14
r1s1x86_​642 x 16 x 1210013438418.12. 01:16
 

Valid XHTML 1.0 Transitional