You are here: Home / Projects / QA Farm Realtime / CPUs under test / 
2017-05-30 - 09:11

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCoresMHzBogo​MIPSEffective
r8s6arm​v7l1 x 150049830.05. 01:56
r5s8ppc1 x 1400263730.05. 01:38
r2s5ppc1 x 13966630.05. 01:21
r3s2i6861 x 11530306130.05. 01:23
r1s7arm​v6l1 x 1153053030.05. 01:18
r5s7mips​1 x 149249230.05. 01:38
r7s3i6861 x 1800160230.05. 01:44
r5s5arm​v7l1 x 160059730.05. 01:37
r3s7i6861 x 1533106630.05. 01:25
r4s5arm​v7l1 x 1500030.05. 01:33
r6s4x86_​641 x 12200438830.05. 01:39
r2s3arm​v7l1 x 160049530.05. 01:20
ras6sarm​v7l1 x 11000198730.05. 02:09
r2s2arm​v7l1 x 172049930.05. 01:20
r4s2sarm​v7l1 x 180039830.05. 01:30
r7s2i6861 x 1600119630.05. 01:43
r7s8arm​v7l1 x 1100079630.05. 01:52
r5s6ppc1 x 153313330.05. 01:37
r7s4arm​v7l1 x 153634830.05. 01:45
r4s2arm​v7l1 x 180039830.05. 01:29
r4s3i5861 x 150099630.05. 01:32
r1s3x86_​641 x 11800359030.05. 01:17
r6s6i6861 x 11600319230.05. 01:41
r2s6i6861 x 11500299930.05. 01:21
r6s5i6861 x 11500299230.05. 01:40
r2s8arm​v6l1 x 153253030.05. 01:22
ras1i6861 x 11400279930.05. 02:07
ras4arm​v7l1 x 150039830.05. 02:08
rbs2i6861 x 11000159930.05. 02:10
r7s6arm​v7l1 x 1100039830.05. 01:46
r8s1i5861 x 130060130.05. 01:54
r7s5i6861 x 11300259330.05. 01:46
r2s1arm​v5tejl1 x 120019930.05. 01:20
r7s8sarm​v7l1 x 1100099330.05. 01:53
r2s4mips​641 x 180053130.05. 01:20
ras7ppc1 x 13966530.05. 02:09
r9s4i6861 x 21000399030.05. 01:59
r3s6x86_​641 x 21667666630.05. 01:24
r3s4x86_​641 x 21400560030.05. 01:24
r4s4x86_​642 x 11333532830.05. 01:32
rbs5i6862 x 12000799930.05. 02:12
r8s2x86_​642 x 129001157230.05. 01:54
r1s8i6861 x 21600639830.05. 01:19
r9s1x86_​642 x 12000399230.05. 01:58
r7s7arm​v7l2 x 11000118130.05. 01:49
r1s5ppc2 x 1120040030.05. 01:18
rcs2x86_​642 x 128001123330.05. 02:14
rbs8arm​v7l2 x 1666265030.05. 02:13
r1s2x86_​642 x 12400960030.05. 01:16
r6s1x86_​642 x 12000798030.05. 01:38
r4s8x86_​642 x 11140399930.05. 01:34
ras8i6862 x 125001077630.05. 02:09
r9s5x86_​642 x 127001077630.05. 02:03
r8s7x86_​642 x 127001077630.05. 01:56
r6s7i6862 x 12300917630.05. 01:41
r8s8i6862 x 11900758730.05. 01:57
r9s7arm​v7l2 x 11000030.05. 02:04
ras2x86_​642 x 11067426630.05. 02:08
r1s6x86_​642 x 221301702030.05. 01:18
r6s8x86_​642 x 223001838030.05. 01:41
r4s0x86_​642 x 223001840030.05. 01:27
r0s1x86_​642 x 223001840030.05. 01:10
r5s0x86_​642 x 222001758130.05. 01:34
r9s6x86_​642 x 230002394430.05. 02:03
rcs7x86_​642 x 218001439630.05. 02:16
r5s4x86_​642 x 225302026430.05. 01:36
r7s0x86_​642 x 223001840030.05. 01:42
ras0x86_​642 x 223001840030.05. 02:07
r0s4x86_​642 x 237002954230.05. 01:11
r1s4x86_​642 x 216671333230.05. 01:17
r9s0x86_​642 x 223001839630.05. 01:58
rbs0i6862 x 225001995230.05. 02:10
r0s0x86_​642 x 225001995230.05. 01:10
r3s6sx86_​642 x 226672133230.05. 01:25
r8s0x86_​642 x 223001839630.05. 01:53
r4s1sx86_​642 x 221001673830.05. 01:28
r4s1x86_​642 x 227002155330.05. 01:27
r3s0i6862 x 225001995230.05. 01:22
r5s4si6862 x 225302026530.05. 01:36
r3s1i6864 x 124001912730.05. 01:23
rcs6x86_​644 x 125001996430.05. 02:15
rbs6x86_​644 x 119901603730.05. 02:12
rbs3sarm​v7l4 x 1120022830.05. 02:11
r8s4si6864 x 118331466430.05. 01:55
rbs7arm​v7l4 x 19962430.05. 02:13
r2s0x86_​644 x 131002481430.05. 01:19
r4s7x86_​644 x 116001279630.05. 01:34
r9s8arm​v7l4 x 1996632430.05. 02:04
r1s0x86_​644 x 131002481530.05. 01:15
r5s2x86_​644 x 127002169730.05. 01:35
rbs3arm​v7l4 x 190015230.05. 02:11
r7s3sarm​v7l4 x 1120030430.05. 01:45
r0s2x86_​644 x 126672127730.05. 01:10
rbs4x86_​644 x 11200960030.05. 02:12
r7s1x86_​644 x 116001283930.05. 01:42
rbs1x86_​644 x 131002480030.05. 02:10
r8s4i6864 x 118331466430.05. 01:55
r2s7x86_​644 x 137002959430.05. 01:21
r3s8i6866 x 132003852230.05. 01:26
r4s6x86_​644 x 234005425630.05. 01:33
r8s5i6864 x 234005440030.05. 01:56
r5s2sx86_​644 x 240006386312.04. 01:34
r8s3x86_​644 x 235005586430.05. 01:55
r0s6x86_​644 x 235005590730.05. 01:12
r9s3x86_​644 x 225003669530.05. 01:59
r9s2x86_​644 x 227004320030.05. 01:58
r9s5sx86_​644 x 234005452830.05. 02:03
r5s3x86_​644 x 220003187930.05. 01:35
r0s8x86_​644 x 240006416230.05. 01:13
r8s7sx86_​644 x 234005452830.05. 01:57
r5s1i6864 x 233305318530.05. 01:35
r0s1sx86_​644 x 233005279230.05. 01:10
r0s5x86_​644 x 235005591430.05. 01:12
r6s3x86_​644 x 222003512030.05. 01:39
ras3sarm​v7l8 x 1130074421.05. 14:08
ras3aarch​648 x 12000400030.05. 02:08
r6s0x86_​648 x 136005778530.05. 01:38
r3s3x86_​646 x 233337999230.05. 01:23
r0s7x86_​646 x 230008013830.05. 01:13
rcs1x86_​646 x 234678324830.05. 02:14
r0s3x86_​646 x 236008645730.05. 01:11
r0s8sx86_​646 x 234708337730.05. 01:14
r1s1x86_​642 x 16 x 1210013438430.05. 01:16
 

Valid XHTML 1.0 Transitional