# Path analysis vs. empirical determination of a system's real-time capabilities: The crucial role of latency tests

### Carsten Emde

### Open Source Automation Development Lab (OSADL) eG





### **Issues leading to system latency**



1979, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones

× 20,000

**2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### Peak vs. worst-case performance

|   | 1979      | 2009       |
|---|-----------|------------|
| Peak performance (e.g. Dhrystones)            | 600       | 12,000,000 |
| Factor  | 1         | 20,000     |
| Moore's Law [2 <sup>((2009-1979)/1.5)</sup> ] | 1         | ≈1,048,576 |
|   |           |            |
| Worst-case performance (e.g. signal latency)  | ≈4,000 µs | 20 µs      |
| 1/Factor                                      | 1         | 200        |





### **1979: Software issues related to system latency**



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





**1979: Hardware issues related to system latency** 



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### 2009: Software issues related to system latency



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### 2009: Hardware issues related to system latency



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### latency-fighters@osadl.org



A total of 18 requests





### latency-fighters@osadl.org



A total of 18 requests





### Path analysis: 1979 vs. 2009

i = dram[0]; i++; dram[0] = i;

| movea.l         | #dram,a0         | mov  | dram,eax    |
|-----------------|------------------|------|-------------|
| move.l<br>add.l | (a0),d0<br>#1,d0 | mov  | eax,-4(ebp) |
|                 |                  | addl | \$1,-4(ebp) |
|                 |                  | mov  | -4(ebp),eax |
| move.l          | d0,(a0)          | mov  | eax,dram    |

**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### Path analysis: 1979 *vs.* 2009 1979



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





# Path analysis: 1979 *vs.* 2009 2009



**1979**, e.g. Motorola MC68000 @ 8 MHz 600 Dhrystones **2009**, e.g. Intel Core 2 Duo @ 3 GHz 12,000,000 Dhrystones





### **Path analysis**

### Path analysis

- Generally accepted verification procedure
- Source code normally required
- Difficult to do in modern high-performance processors
- Required processor data often not disclosed
- Expensive procedure
- Normally not done by users
- Result of path analysis often not publicly available
- May need to be checked against empirical latency testing





### Path analysis vs. latency testing

### Path analysis

- Generally accepted verification procedure
- Source code normally required
- Difficult to do in modern high-performance processors
- Required processor data often not disclosed
- Expensive procedure
- Normally not done by users
- Result of path analysis often not publicly available
- May need to be checked against empirical latency testing

#### Latency testing

- Not considered a valid "verification"
- Source code not required
- System complexity irrelevant
- Easy procedure
- Can be done by everybody





### Path analysis vs. latency testing

### Path analysis

- Generally accepted verification procedure
- Source code normally required
- Difficult to do in modern high-performance processors
- Required processor data often not disclosed
- Expensive procedure
- Normally not done by users
- Result of path analysis often not publicly available
- May need to be checked against empirical latency testing

#### Latency testing

- Not considered a valid "verification"
- Source code not required
- System complexity irrelevant
- Easy procedure
- Can be done by everybody
  - Let's do it!





### Four levels of latency tests

**External measurement with simulation** OSADL's "Latency-Box"

Internal latency recording

Built-in kernel latency histograms

**Internal measurement with simulation** Cyclictest

**Real-world internal measurement** Application



CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

# cyclictest -a -t -n -p99

# <application>





### Four levels of latency tests

#### **External measurement with simulation** OSADL's "Latency-Box"

**Internal latency recording** Built-in kernel latency histograms

Internal measurement with simulation Cyclictest

**Real-world internal measurement** Application



CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

# cyclictest -a -t -n -p99

# <application>





### Signal path to be monitored







### **OSADL's "Latency Box"**









## **OSADL's "Latency Box" - Specification**



PowerPC 750FX@600MHz 64 MB SDRAM on SODIMM, 16 MB Flash-EPROM 10/100 Mb/s Network 2 serial channels RS232 and RS485 2 TTL Outputs, 4 TTL Inputs 4 Status LEDs On-board FPGA





# **OSADL's "Latency Box" connected to a CPU board**







### **OSADL's "Latency Box" data transfer**











### "Potential latency" vs. "Effective latency"







# "Potential latency" vs. "Effective latency"







### Four levels of latency tests

**External measurement with simulation** OSADL's "Latency-Box"

Internal latency recording

Built-in kernel latency histograms

Internal measurement with simulation Cyclictest

**Real-world internal measurement** Application



CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

# cyclictest -a -t -n -p99

# <application>





# "Potential latency" vs. "Effective latency"







### Internal recording of potential latencies

- Preemption off
- Interrupts off
- Preemption and interrupts off







### Internal recording of effective latencies

• Wakeup time

#### **Delay between wakeup and context switch**







### **Internal latency recording**

#### **Kernel configuration**

CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

#### Access via debug file system

Command mount -t debugfs nodev /sys/kernel/debug

Entry in /etc/fstab

nodev /sys/kernel/debug debugfs defaults 0 0

#### **Directories** /sys/kernel/debug/tracing/latency\_hist/enable

/sys/kernel/debug/tracing/latency\_hist/irqsoff
/sys/kernel/debug/tracing/latency\_hist/preemptirqsoff
/sys/kernel/debug/tracing/latency\_hist/preemptoff

/sys/kernel/debug/tracing/latency\_hist/wakeup





### **Internal latency recording - Files**

#### Files

Enable latency recording

```
echo 1 >/sys/kernel/debug/tracing/latency_hist/enable/preemptirqsoff
echo 1 >/sys/kernel/debug/tracing/latency_hist/enable/wakeup
```

Latency histogram data

/sys/kernel/debug/tracing/latency\_hist/irqsoff/CPU? echo 1 >/sys/kernel/debug/tracing/latency\_hist/irqsoff/reset

/sys/kernel/debug/tracing/latency\_hist/preemptirqsoff/CPU?
echo 1 >/sys/kernel/debug/tracing/latency\_hist/preemptirqsoff/reset

/sys/kernel/debug/tracing/latency\_hist/preemptoff/CPU?
echo 1 >/sys/kernel/debug/tracing/latency\_hist/preemptoff/reset

/sys/kernel/debug/tracing/latency\_hist/wakeup/CPU?
/sys/kernel/debug/tracing/latency\_hist/wakeup/max\_latency-CPU?
echo \$pid >/sys/kernel/debug/tracing/latency\_hist/wakeup/pid
echo 1 >/sys/kernel/debug/tracing/latency\_hist/wakeup/reset





### Handle histograms - Reset

#### Reset

#!/bin/bash

```
HISTDIR=/sys/kernel/debug/tracing/latency_hist
if test -d $HISTDIR
then
   cd $HISTDIR
   for i in */reset
   do
      echo 1 >$i
   done
fi
```





### Handle histograms – Evaluate data

#### Data

| <pre># grep -v " 0\$" /sys/kernel/debug/tracing/latency hist/irqsoff/CP</pre> | <b>U</b> 0 |
|---|------------|
| #Minimum latency: 0 microseconds.   |            |
| #Average latency: 0 microseconds.   |            |
| #Maximum latency: 63 microseconds.  |            |
| #Total samples: 2622976567  |            |
| #There are 0 samples greater or equal than 10240 microseconds                 |            |
| #usecs samples  |            |
| 0 2174555930  |            |
| 1 251129896   |            |
| 2 108221353   |            |
| 3 22726693  |            |
| 4 17853433  |            |
| 5 20486535  |            |
| 6 13811530  |            |
| 7 6996682   |            |
| 8 3464499   |            |
| 9 2084766   |            |
| 10 832247   |            |
| 11 366531   |            |
| 12 158594   |            |
| 13 67561  |            |
| 14 40456  |            |
| 15 28985  |            |
| 16 21873  |            |
| 17 16504  |            |





### **Interrupt-off latency histogram**

OSADL Latency Plot (interrupt off latency)







# **Calibration of latency recording**

```
"Bad" driver (blocksys.ko)
local_irq_disable();
while (nops--)
asm("nop");
local_irq_enable();
```

```
Using the "bad" driver (mklatency)
Command
mklatency
```

Kernel log
[..] kernel: blocksys: CPU #0 will be blocked for 2000000 nops
[..] kernel: blocksys: CPU #0 blocked about 835 us





### Interrupt-off latency histogram (before)

OSADL Latency Plot (interrupt off latency)







### **Interrupt-off latency histogram (after)**

OSADL Latency Plot (interrupt off latency)







### **Penalty of latency recording**

#### Latency recording of potential latencies (interrupt off etc.)

has a measurable effect on the system latency in the range of 5%.

#### Latency recording of effective latencies (wakeup latency)

has a negligible effect on the system latency in the range of <1%. This makes it possible to continuously monitor the wakeup latency in a production system (even during its entire life cycle).





# **Continuous recording of the wakeup latency (1)**



#### (using the Munin monitoring tool)







# **Continuous recording of the wakeup latency (2)**



#### Latencies

#### Number of samples





### Four levels of latency tests

External measurement with simulation OSADL's "Latency-Box"

**Internal continuous recording** Built-in kernel latency histograms

#### **Internal measurement with simulation** Cyclictest

**Real-world internal measurement** Application



CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

# cyclictest -a -t -n -p99

# <application>











### **Cyclictest: Command line parameters**

# cyclictest -a -t -n -p99 -i100 -d50
560.44 586.11 606.12 211/1160 3727
T: 0 (18617) P:99 I:100 C:1,011,846,111 Min: 2 Act: 4 Avg: 5 Max: 39
T: 1 (18618) P:98 I:150 C: 708,641,019 Min: 2 Act: 5 Avg: 11 Max: 57

- -a **PROC** Affinity. Run all threads on processor number **PROC**. If **PROC** is not specified, run thread #N on processor #N.
- -t NUM Threads. Create NUM test threads (default is 1). If NUM is not specifed, NUM is set to the number of available CPUs.
- -n *Nanosleep*. Run the tests with **clock\_nanosleep()**. This is the standard and should always be used.
- -p99 *Priority*. Set the priority of the first thread. The given priority is assigned to the first test thread. Each further thread receives the priority reduced by the number of the thread.
- **-i100** *Interval*. Repetition interval of the first thread in μs (default is 1000 μs).
- -d50 *Delay of additional threads*. Set the distance of thread intervals in µs (default is 500 µs). When cyclictest is called with the -t option and more than a single thread is created, then this distance value is added to the interval of the threads.





### Four levels of latency tests

External measurement with simulation OSADL's "Latency-Box"

**Internal continuous recording** Built-in kernel latency histograms

Internal measurement with simulation Cyclictest

**Real-world internal measurement** Application



CONFIG\_WAKEUP\_LATENCY\_HIST=y CONFIG\_INTERRUPT\_OFF\_HIST=y CONFIG\_PREEMPT\_OFF\_HIST=y

# cyclictest -a -t -n -p99

# <application>





# **Conclusions (1)**

Latency tests must be done

- long enough (recommended at least 10<sup>9</sup> measurements or continuously)
- frequently enough (interval between triggers no more than twice the expected worst-case latency)
- under appropriate load (every OS has a low wakeup latency when idle)
- after calibration (make sure that latencies are, in fact, recorded)





# **Conclusions (2)**

Path analysis is the "gold standard" - it is the best way to determine the worst-case latency of a system. Use it whenever possible.

On modern high-performance processors, path analysis may no longer be feasible. The empirical determination of the worst-case latency may be used instead. When done correctly, it may provide a level of confidence that is similar to path analysis.



