You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-30 - 22:27

x86 Intel Core i7-3770K @3500 MHz, Linux 5.4.102-rt53 (Profile)

Latency plot of system in rack #c, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackcslot6.osadl.org (updated Mon Jan 30, 2023 00:46:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
292639991098,67cyclictest0-21swapper/200:07:062
3593832940,4sleep60-21swapper/621:05:296
5028352920,0sleep10-21swapper/123:15:001
292679999226,35cyclictest0-21swapper/721:02:067
29241729257,12sleep30-21swapper/319:09:283
29058028950,12sleep00-21swapper/019:05:150
5768702880,0sleep20-21swapper/200:19:572
292679998515,38cyclictest0-21swapper/722:47:067
292679998416,38cyclictest0-21swapper/722:12:067
3519112830,1sleep335-21ksoftirqd/320:55:003
292624998316,37cyclictest0-21swapper/019:52:060
29229028365,12sleep70-21swapper/719:07:407
29006428366,11sleep20-21swapper/219:05:012
292679998215,38cyclictest0-21swapper/723:52:067
292624998115,38cyclictest0-21swapper/019:42:070
29215128157,12sleep40-21swapper/419:05:444
292631998016,37cyclictest0-21swapper/120:27:061
292639997914,35cyclictest0-21swapper/220:02:062
292631997820,38cyclictest0-21swapper/123:07:061
292631997815,36cyclictest0-21swapper/123:42:061
4478362770,1sleep121-21ksoftirqd/122:25:261
29220727760,12sleep10-21swapper/119:06:291
29217327760,12sleep50-21swapper/519:06:015
5986062760,0sleep10-21swapper/100:38:231
5812692750,0sleep70-21swapper/700:22:597
4853902750,0sleep10-21swapper/122:59:461
292631997523,37cyclictest0-21swapper/122:22:061
292631997517,37cyclictest0-21swapper/120:17:061
29218327558,12sleep60-21swapper/619:06:106
3851072730,2sleep763-21ksoftirqd/721:30:297
292631997315,39cyclictest0-21swapper/100:17:061
4562312720,2sleep549-21ksoftirqd/522:33:475
4356742710,0sleep20-21swapper/222:15:172
5864612680,0sleep50-21swapper/500:27:135
292664996810,35cyclictest351492-21taskset20:52:065
29266499548,14cyclictest0-21swapper/523:17:065
292679994714,3cyclictest0-21swapper/722:32:067
292664993530,3cyclictest0-21swapper/500:37:065
292671993216,15cyclictest0-21swapper/622:42:066
292647993114,16cyclictest0-21swapper/323:22:063
292631993115,15cyclictest0-21swapper/119:12:061
292664993014,16cyclictest0-21swapper/521:22:065
292664993014,16cyclictest0-21swapper/520:37:065
292664993014,16cyclictest0-21swapper/520:37:065
292664993014,15cyclictest0-21swapper/523:47:065
292624993014,15cyclictest0-21swapper/020:42:070
292664992915,14cyclictest0-21swapper/521:37:065
292664992913,15cyclictest0-21swapper/519:22:065
292631992913,15cyclictest0-21swapper/122:07:061
292631992913,15cyclictest0-21swapper/122:07:061
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional