You are here: Home / Projects / OSADL QA Farm Real-time / 
2023-04-01 - 09:26
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50040,00001.04. 01:10
r0s1x86_​644 x 22,30055,99201.04. 01:11
r0s1sx86_​644 x 23,30052,80001.04. 01:12
r0s2x86_​644 x 23,50055,86401.04. 01:12
r0s2sx86_​6410 x 13,70073,99001.04. 01:14
r0s3x86_​648 x 23,600115,20001.04. 01:14
r0s3sx86_​644 x 23,60067,20001.04. 01:16
r0s4x86_​648 x 23,600115,20001.04. 01:18
r0s4sx86_​648 x 23,600115,20001.04. 01:20
r0s5x86_​648 x 23,500115,20001.04. 01:20
r0s5sx86_​648 x 23,600115,20001.04. 01:22
r0s6x86_​648 x 23,600115,20001.04. 01:23
r0s6sx86_​6410 x 23,700147,98001.04. 01:24
r0s7x86_​648 x 23,600115,20001.04. 01:25
r0s7sx86_​642 x 23,70029,53201.04. 01:27
r0s8x86_​648 x 23,600115,20001.04. 01:29
r0s8sx86_​646 x 23,47083,38801.04. 01:31
r1s0x86_​644 x 13,10024,79601.04. 01:32
r1s1x86_​642 x 22,60021,69601.04. 01:32
r1s2x86_​644 x 12,30028,00001.04. 01:33
r1s2sx86_​644 x 12,30028,00001.04. 01:33
r1s3x86_​644 x 23,50056,00026.05. 01:16
r1s3sx86_​644 x 23,50056,00026.05. 01:16
r1s4arm​v7l2 x 11,2004801.04. 01:34
r1s4sarm​v7l2 x 14004801.04. 01:34
r1s5aarch​644 x 11,20079601.04. 01:34
r1s6x86_​642 x 22,13017,06401.04. 01:35
r1s6sx86_​642 x 21,66713,33201.04. 01:35
r1s7arm​v6l1 x 11,66753001.04. 01:36
r1s8i6861 x 21,6006,40001.04. 01:36
r1s8sx86_​644 x 11,90015,19601.04. 01:37
r2s0x86_​644 x 13,10024,80001.04. 01:37
r2s1arm​v5tejl1 x 120019928.06. 13:37
r2s2arm​v7l1 x 172049901.04. 01:38
r2s4mips​641 x 180053110.01. 01:23
r2s5ppc1 x 13966621.01. 13:37
r2s6i6861 x 11,5002,99901.04. 01:39
r2s6sx86_​644 x 11,99015,99209.02. 01:27
r2s7x86_​644 x 13,70029,60010.03. 13:24
r2s8ppc1 x 14006601.04. 01:39
r3s0i6864 x 23,50056,00001.04. 01:40
r3s1i6864 x 12,40019,12701.04. 01:41
r3s2riscv641 x 11,00028401.04. 01:41
r3s3x86_​646 x 23,33379,99201.04. 01:42
r3s4x86_​641 x 21,4005,60010.01. 01:28
r3s5i5861 x 113326531.03. 01:44
r3s5sppc2 x 11,20040001.04. 01:43
r3s6x86_​641 x 21,6606,66617.03. 13:49
r3s6sx86_​642 x 22,66721,33201.04. 01:43
r3s7i6861 x 15331,06601.04. 01:44
r3s8i6866 x 13,20038,52601.04. 01:45
r4s0x86_​642 x 22,30018,39601.04. 01:45
r4s1arm​v7l4 x 11,50072001.04. 01:46
r4s1sarm​v7l4 x 11,50072001.04. 01:46
r4s2arm​v7l1 x 180079601.04. 01:47
r4s2sarm​v7l1 x 180053001.04. 01:48
r4s3i5861 x 150099601.04. 01:50
r4s3si6861 x 11,4662,93201.04. 01:51
r4s4ppc4 x 11,20049801.04. 01:51
r4s5arm​v7l1 x 1500001.04. 01:54
r4s5saarch​644 x 11,60020001.04. 01:55
r4s6x86_​644 x 23,40054,25601.04. 01:55
r4s6sarm​v7l0 x 1 x 11,0006601.04. 01:55
r4s7i6864 x 11,83314,66401.04. 01:56
r4s7sx86_​642 x 11,8337,33201.04. 01:56
r4s8arm​v7l1 x 140039801.04. 01:57
r4s8sarm​v7l1 x 140039801.04. 01:57
r5s0x86_​642 x 22,20017,58201.04. 01:58
r5s1x86_​646 x 13,33340,09201.04. 01:58
r5s2x86_​644 x 12,70021,69901.04. 01:58
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87201.04. 01:59
r5s3sx86_​644 x 11,60012,74801.04. 01:59
r5s4x86_​642 x 22,53020,26401.04. 02:00
r5s4sx86_​642 x 22,53020,26401.04. 02:00
r5s5arm​v7l1 x 160059701.04. 02:02
r5s5sarm​v7l1 x 160060001.04. 02:03
r5s6ppc1 x 153313301.04. 02:06
r5s7arm​v7l1 x 15286401.04. 02:07
r5s7sarm​v7l1 x 15286401.04. 02:08
r6s0x86_​642 x 10 x 21,700136,14001.04. 02:09
r6s1x86_​642 x 12,0007,97801.04. 02:09
r6s2x86_​642 x 11,6679,57601.04. 02:10
r6s3x86_​644 x 22,20035,12001.04. 02:10
r6s4x86_​642 x 11,1004,37601.04. 02:11
r6s5i6861 x 11,5002,99201.04. 02:11
r6s6i6861 x 11,6003,19101.04. 02:12
r6s7i6862 x 12,3009,17601.04. 02:12
r6s8x86_​642 x 22,30018,35601.04. 02:13
r7s0x86_​642 x 22,30018,40001.04. 02:13
r7s1x86_​644 x 11,60012,84001.04. 02:13
r7s2sarm​v7l4 x 11,50072013.07. 02:16
r7s3arm​v6l1 x 1700501.04. 02:14
r7s3sarm​v7l4 x 11,40035601.04. 02:16
r7s4arm​v7l1 x 153635101.04. 02:17
r7s4sarm​v7l4 x 11,50072001.04. 02:18
r7s5i6861 x 11,3002,59301.04. 02:18
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76701.04. 02:18
r7s7sx86_​642 x 22,30018,39601.04. 02:19
r7s8arm​v7l1 x 11,00099501.04. 02:19
r7s8sarm​v7l1 x 11,00079601.04. 02:21
r8s0x86_​642 x 22,30018,40001.04. 02:21
r8s1i5861 x 130060101.04. 02:21
r8s2x86_​642 x 22,10016,76001.04. 02:22
r8s2sx86_​642 x 22,10016,76001.04. 02:22
r8s3x86_​644 x 12,66721,27601.04. 02:23
r8s4x86_​644 x 21,60028,80001.04. 02:23
r8s4sx86_​644 x 21,60028,80001.04. 02:24
r8s5i6864 x 23,40054,40001.04. 02:25
r8s6arm​v7l1 x 150049801.04. 02:26
r8s7x86_​642 x 12,70010,77601.04. 02:26
r8s7sx86_​642 x 13,30013,24801.04. 02:26
r8s8x86_​642 x 11,3005,14401.04. 02:27
r9s0x86_​642 x 22,30018,40001.04. 02:27
r9s1x86_​642 x 12,0003,99201.04. 02:28
r9s1sarm​v7l1 x 101,25022.07. 09:38
r9s2x86_​644 x 11,60012,74801.04. 02:28
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74801.04. 02:29
r9s3sx86_​644 x 13,00024,00001.04. 02:29
r9s4i6861 x 21,0003,98801.04. 02:30
r9s4sx86_​642 x 11,3335,34701.04. 02:30
r9s5x86_​642 x 12,70010,77601.04. 02:31
r9s5sx86_​642 x 13,50013,99801.04. 02:31
r9s6x86_​642 x 23,00023,94401.04. 02:31
r9s7arm​v7l2 x 11,000001.04. 02:32
r9s8sarm​v7l1 x 180079606.01. 14:53
ras0x86_​642 x 22,30018,41701.04. 02:32
ras1i6861 x 11,4002,79901.04. 02:33
ras2x86_​642 x 11,0674,26601.04. 02:33
ras3sarm​v7l8 x 11,30084025.11. 02:17
ras4arm​v7l1 x 150039801.04. 02:34
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002401.04. 02:35
ras5sarm​v7l2 x 11,0002401.04. 02:35
ras6arm​v7l1 x 11,0001,98701.04. 02:35
ras6sarm​v7l1 x 11,0001,98701.04. 02:36
ras7ppc1 x 13966501.04. 02:36
ras8x86_​644 x 11,60014,40001.04. 02:37
ras8sx86_​644 x 11,60012,74801.04. 02:37
rbs0i6862 x 22,50017,60001.04. 02:38
rbs1x86_​644 x 13,10028,80001.04. 02:39
rbs2x86_​644 x 23,20051,19201.04. 02:39
rbs2sx86_​644 x 23,50055,86401.04. 02:42
rbs3arm​v7l4 x 19962401.04. 02:44
rbs3sarm​v7l4 x 11,40035601.04. 02:45
rbs4x86_​644 x 11,2009,60001.04. 02:46
rbs4sx86_​644 x 11,60012,74801.04. 02:46
rbs5i6864 x 2049,16801.04. 02:47
rbs5saarch​644 x 11,6006401.04. 02:47
rbs6x86_​644 x 11,91515,32401.04. 02:48
rbs6sx86_​642 x 11,3335,33201.04. 02:48
rbs7arm​v7l4 x 19961201.04. 02:49
rbs7sarm​v7l4 x 19962401.04. 02:50
rbs8arm​v7l2 x 16662,65001.04. 02:51
rbs8sx86_​644 x 22,40038,70401.04. 02:52
rcs0x86_​648 x 22,40077,36801.04. 02:54
rcs1x86_​646 x 23,46783,37601.04. 02:54
rcs2x86_​642 x 12,80011,23201.04. 02:55
rcs3i6862 x 11,4005,58601.04. 02:55
rcs3sx86_​644 x 23,30052,69601.04. 02:56
rcs4x86_​642 x 11,1004,37601.04. 02:58
rcs4sx86_​644 x 11,1008,75222.03. 14:58
rcs5x86_​642 x 12,80011,19801.04. 03:00
rcs5sx86_​642 x 12,80011,19801.04. 03:02
rcs6x86_​644 x 23,50063,99201.04. 03:02
rcs7x86_​642 x 21,80014,40001.04. 03:03
rcs7sx86_​644 x 11,50011,98001.04. 03:04
rcs8x86_​6416 x 23,700217,15201.04. 03:08
rcs8sx86_​644 x 23,30052,79201.04. 03:09
rds0x86_​644 x 21,80031,99201.04. 03:09
rds1x86_​644 x 11,91015,32401.04. 03:10
rds2x86_​644 x 11,91015,32401.04. 03:10
rds3x86_​644 x 11,91015,32401.04. 03:11
rds4x86_​644 x 11,91015,32401.04. 03:12
rds5x86_​644 x 11,60012,74801.04. 03:12
rds6x86_​644 x 11,60012,74801.04. 03:13
rds7x86_​644 x 11,60012,74801.04. 03:13
rds8x86_​644 x 11,60012,74801.04. 03:14
res0x86_​644 x 21,80031,99201.04. 03:15
res1x86_​644 x 11,60014,40001.04. 03:16
res1sx86_​644 x 11,60014,40001.04. 03:17
res2x86_​644 x 11,60014,40001.04. 03:18
res3x86_​644 x 12,00015,97201.04. 03:19
res4x86_​644 x 11,90015,05225.10. 03:17
res5x86_​642 x 22,20019,20001.04. 03:19
res5sx86_​642 x 22,20019,20001.04. 03:20
res6x86_​644 x 11,1008,75201.04. 03:20
res6saarch​644 x 101,60030.03. 15:16
res7x86_​644 x 11,90015,05201.04. 03:22
res8x86_​644 x 11,90015,05201.04. 03:23
 

Valid XHTML 1.0 Transitional