You are here: Home / Projects / QA Farm Realtime / 
2020-07-06 - 00:58

Dates and Events:


OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

BoxArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 225003999205.07. 13:10
r0s1x86_​644 x 223005600005.07. 13:10
r0s1sx86_​644 x 233005279205.07. 13:10
r0s2x86_​644 x 235005586405.07. 13:11
r0s2sx86_​644 x 235005586406.05. 13:11
r0s3x86_​646 x 236008640013.03. 13:11
r0s4x86_​642 x 237002953205.07. 13:11
r0s5x86_​644 x 235005587205.07. 13:12
r0s5sx86_​644 x 234005439203.07. 01:12
r0s6x86_​644 x 235005586405.07. 13:12
r0s6sx86_​648 x 2360011520005.07. 13:13
r0s7x86_​648 x 2360011520005.07. 13:13
r0s7sx86_​648 x 2360011520005.07. 13:14
r0s8x86_​648 x 2360011520005.07. 13:14
r0s8sx86_​646 x 234708319605.07. 13:15
r1s0x86_​644 x 131002479605.07. 13:15
r1s1x86_​642 x 226002169605.07. 13:15
r1s2x86_​644 x 123002800005.07. 13:16
r1s3x86_​644 x 235005600026.05. 01:16
r1s3sx86_​644 x 235005600026.05. 01:16
r1s4arm​v7l2 x 112004805.07. 13:16
r1s4sarm​v7l2 x 14004805.07. 13:17
r1s5aarch​644 x 1120079605.07. 13:17
r1s6x86_​642 x 221301706402.03. 13:18
r1s6sx86_​642 x 216671333205.07. 13:17
r1s7arm​v6l1 x 1166753030.03. 13:19
r1s8i6861 x 21600639805.07. 13:19
r1s8sx86_​644 x 119001518004.05. 13:19
r2s0x86_​644 x 131002480005.07. 13:19
r2s1arm​v5tejl1 x 120019905.07. 13:20
r2s2arm​v7l1 x 172049924.04. 01:20
r2s3arm​v7l1 x 160049525.04. 01:23
r2s4mips​641 x 180053110.01. 01:23
r2s5ppc1 x 13966626.01. 13:22
r2s6i6861 x 11500299905.07. 13:22
r2s6sx86_​644 x 119901599209.03. 01:21
r2s7x86_​644 x 137002959605.07. 13:23
r2s8ppc1 x 14006605.07. 13:23
r3s0i6864 x 235005599205.07. 13:24
r3s1i6864 x 124001912805.07. 13:24
r3s2i6861 x 11530306105.07. 13:25
r3s2sx86_​641 x 11800359005.07. 13:26
r3s3x86_​646 x 233337999205.07. 13:26
r3s4x86_​641 x 21400560010.01. 01:28
r3s5i5861 x 113326525.05. 01:26
r3s5sppc2 x 1120040012.04. 13:29
r3s6x86_​641 x 21660666605.07. 13:27
r3s6sx86_​642 x 226672133205.07. 13:27
r3s7i6861 x 1533106605.07. 13:28
r3s8i6866 x 132003852605.07. 13:28
r4s0x86_​642 x 223001840005.07. 13:29
r4s1x86_​642 x 227002155305.07. 13:29
r4s1sx86_​642 x 221001676805.07. 13:30
r4s2arm​v7l1 x 180053007.04. 13:30
r4s2sarm​v7l1 x 180053024.06. 01:31
r4s3i5861 x 150099605.07. 13:31
r4s3si6861 x 11466293205.07. 13:32
r4s4ppc4 x 1120049813.07. 13:33
r4s4sppc4 x 1120049806.08. 11:25
r4s5arm​v7l1 x 1500005.07. 13:34
r4s5saarch​644 x 1160020005.07. 13:34
r4s6x86_​644 x 234005426405.07. 13:35
r4s6s-lxc1x86_​642 x 136001440023.11. 13:46
r4s6s-lxc2x86_​642 x 136001440023.11. 13:47
r4s6s-t1x86_​642 x 136001440029.09. 11:13
r4s6s-t2x86_​642 x 136001440029.08. 01:45
r4s6sx86_​648 x 136005760010.12. 13:36
r4s7i6864 x 118331466005.07. 13:35
r4s7sx86_​642 x 11833733005.07. 13:36
r4s8arm​v7l1 x 140039805.07. 13:36
r4s8sarm​v7l1 x 140039805.07. 13:36
r5s0x86_​642 x 222001758105.07. 13:37
r5s1x86_​644 x 233335344805.07. 13:37
r5s2x86_​644 x 127002169905.07. 13:37
r5s2sx86_​644 x 240006386312.04. 01:34
r5s3x86_​644 x 220003187205.07. 13:38
r5s3sx86_​644 x 116001274805.07. 13:38
r5s4x86_​642 x 225302026405.07. 13:39
r5s4si6862 x 225302026418.03. 13:42
r5s5arm​v7l1 x 160059705.07. 13:40
r5s5sarm​v7l1 x 160060010.06. 13:43
r5s6ppc1 x 153313305.07. 13:42
r5s7arm​v7l1 x 15286405.07. 13:42
r5s7sarm​v7l1 x 15286405.07. 13:44
r5s8ppc1 x 1400263715.07. 01:50
r6s0x86_​642 x 10 x 2170013614005.07. 13:45
r6s1x86_​642 x 12000798028.03. 13:51
r6s2x86_​642 x 11667957802.01. 13:55
r6s3x86_​644 x 222003511205.07. 13:46
r6s4x86_​642 x 11100437630.06. 13:47
r6s5i6861 x 11500299228.01. 13:54
r6s6i6861 x 11600319105.07. 13:46
r6s7i6862 x 12300917612.03. 13:55
r6s8x86_​642 x 223001835605.07. 13:47
r7s0x86_​642 x 223001841905.07. 13:47
r7s1x86_​644 x 116001283917.05. 20:00
r7s2i6861 x 1600119619.07. 13:52
r7s2sarm​v7l4 x 1150043212.06. 13:48
r7s3arm​v6l1 x 1700505.07. 13:48
r7s3sarm​v7l4 x 1140015205.07. 13:49
r7s4arm​v7l1 x 153634816.10. 14:00
r7s5i6861 x 11300259305.07. 13:50
r7s5sarm​v7l2 x 140040012.03. 14:00
r7s6arm​v7l1 x 1100039827.04. 01:55
r7s7x86_​644 x 116001276705.07. 13:51
r7s7sx86_​642 x 223001844818.11. 13:59
r7s8arm​v7l1 x 1100079602.07. 14:03
r7s8sarm​v7l1 x 1100079605.07. 13:52
r8s0x86_​642 x 223001840005.07. 13:52
r8s1i5861 x 130060102.01. 02:02
r8s2x86_​642 x 221001676005.07. 13:53
r8s2sx86_​642 x 221001676005.07. 13:53
r8s3x86_​644 x 126672127605.07. 13:54
r8s4i6864 x 118331466409.06. 01:58
r8s4si6862 x 11833733205.07. 13:54
r8s5i6864 x 234005439205.07. 13:55
r8s6arm​v7l1 x 150049805.07. 13:55
r8s7x86_​642 x 127001077412.03. 14:05
r8s7sx86_​642 x 133001324805.07. 13:55
r8s8x86_​642 x 11300514405.07. 13:56
r9s0x86_​642 x 223001839605.07. 13:56
r9s1x86_​642 x 12000399105.07. 13:57
r9s1sx86_​642 x 11140399812.03. 14:08
r9s2x86_​642 x 223001836405.07. 13:58
r9s2sx86_​644 x 233505349605.07. 13:58
r9s3x86_​644 x 116001274805.07. 13:59
r9s3sx86_​644 x 130002400023.06. 02:08
r9s4i6861 x 21000398805.07. 13:59
r9s4sx86_​642 x 11333534705.07. 14:00
r9s5x86_​642 x 127001077605.07. 14:00
r9s5sx86_​644 x 234005439205.07. 14:00
r9s6x86_​642 x 230002396505.07. 14:01
r9s7arm​v7l2 x 11000005.07. 14:01
r9s8arm​v7l1 x 160059725.06. 02:14
r9s8sarm​v7l1 x 180079605.07. 14:02
ras0x86_​642 x 223001841705.07. 14:02
ras1i6861 x 11400279905.07. 14:03
ras2x86_​642 x 11067426605.07. 14:03
ras3aarch​648 x 12000400005.07. 14:03
ras3sarm​v7l8 x 1130074421.05. 14:08
ras4arm​v7l1 x 150039826.11. 14:13
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 110002405.07. 14:04
ras5sarm​v7l2 x 110002405.07. 14:04
ras6arm​v7l1 x 11000198705.07. 14:04
ras6sarm​v7l1 x 11000198705.07. 14:05
ras7ppc1 x 13966505.07. 14:05
ras8i6862 x 125001077412.03. 14:16
ras8sx86_​644 x 116001274816.04. 14:10
rbs0i6862 x 225001760005.07. 14:05
rbs1x86_​644 x 131002480005.07. 14:06
rbs2i6861 x 11000199905.07. 14:06
rbs3arm​v7l4 x 190015203.06. 02:20
rbs3sarm​v7l4 x 1140035605.07. 14:10
rbs4x86_​644 x 11200960031.05. 02:15
rbs4sx86_​644 x 116001274809.03. 14:21
rbs5i6862 x 12000799908.04. 02:16
rbs6x86_​644 x 119151532412.03. 14:22
rbs6sx86_​642 x 11333533205.07. 14:11
rbs7arm​v7l4 x 19962402.01. 16:34
rbs7sarm​v7l4 x 1996632409.01. 02:23
rbs8arm​v7l2 x 1666265005.07. 14:12
rbs8sx86_​644 x 227004319205.07. 14:12
rcs0x86_​648 x 224007659205.07. 14:12
rcs1x86_​646 x 234678337605.07. 14:14
rcs2x86_​642 x 128001123205.07. 14:15
rcs3i6862 x 11400558605.07. 14:15
rcs3sx86_​644 x 233005269612.03. 14:28
rcs4x86_​642 x 11100437605.07. 14:16
rcs5x86_​642 x 128001119805.07. 14:17
rcs5sx86_​642 x 128001119805.07. 14:19
rcs6x86_​644 x 240006399203.07. 02:35
rcs7x86_​642 x 218001439605.07. 14:21
rcs7sx86_​644 x 115001198014.04. 14:27
rcs8x86_​6416 x 2370021715205.07. 14:21
rcs8sx86_​644 x 233005280005.07. 14:22
rds0x86_​644 x 218003199205.07. 14:22
rds1x86_​644 x 119101532405.07. 14:23
rds2x86_​644 x 119101532405.07. 14:23
rds3x86_​644 x 119101532405.07. 14:24
rds4x86_​644 x 119101532405.07. 14:24
rds5x86_​644 x 116001274805.07. 14:25
rds6x86_​644 x 116001274805.07. 14:26
rds7x86_​644 x 116001274805.07. 14:27
rds8x86_​644 x 116001274805.07. 14:28
 

Valid XHTML 1.0 Transitional