You are here: Home / Projects / QA Farm Realtime / 
2020-09-23 - 11:36
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

BoxArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 225003999223.09. 01:10
r0s1x86_​644 x 223005600023.09. 01:10
r0s1sx86_​644 x 233005279223.09. 01:10
r0s2x86_​644 x 235005586423.09. 01:11
r0s2sx86_​644 x 235005586406.05. 13:11
r0s3x86_​646 x 236008638823.09. 01:11
r0s4x86_​642 x 237002953223.09. 01:12
r0s5x86_​644 x 235005587223.09. 01:12
r0s5sx86_​644 x 234005439223.09. 01:13
r0s6x86_​644 x 235005586423.09. 01:13
r0s6sx86_​648 x 2360011520023.09. 01:14
r0s7x86_​648 x 2360011520023.09. 01:14
r0s7sx86_​648 x 2360011520023.09. 01:15
r0s8x86_​648 x 2360011520023.09. 01:15
r0s8sx86_​646 x 234708338823.09. 01:16
r1s0x86_​644 x 131002480023.09. 01:16
r1s1x86_​642 x 226002169623.09. 01:17
r1s2x86_​644 x 123002800023.09. 01:17
r1s3x86_​644 x 235005600026.05. 01:16
r1s3sx86_​644 x 235005600026.05. 01:16
r1s4arm​v7l2 x 112004823.09. 01:18
r1s4sarm​v7l2 x 14004823.09. 01:18
r1s5aarch​644 x 1120079623.09. 01:18
r1s6x86_​642 x 221301706423.09. 01:19
r1s6sx86_​642 x 216671333223.09. 01:19
r1s7arm​v6l1 x 1166753023.09. 01:20
r1s8i6861 x 21600639823.09. 01:20
r1s8sx86_​644 x 119001518023.09. 01:21
r2s0x86_​644 x 131002479623.09. 01:21
r2s1arm​v5tejl1 x 120019923.09. 01:21
r2s2arm​v7l1 x 172049923.09. 01:22
r2s3arm​v7l1 x 160049525.04. 01:23
r2s4mips​641 x 180053110.01. 01:23
r2s5ppc1 x 13966626.01. 13:22
r2s6i6861 x 11500299923.09. 01:23
r2s6sx86_​644 x 119901599223.09. 01:23
r2s7x86_​644 x 137002960023.09. 01:24
r2s8ppc1 x 14006623.09. 01:25
r3s0i6864 x 235005599223.09. 01:26
r3s1i6864 x 124001912823.09. 01:26
r3s2i6861 x 11530306223.09. 01:26
r3s2sx86_​641 x 11800359023.09. 01:27
r3s3x86_​646 x 233337999223.09. 01:27
r3s4x86_​641 x 21400560010.01. 01:28
r3s5i5861 x 113326523.09. 01:28
r3s5sppc2 x 1120040023.09. 01:29
r3s6x86_​641 x 21660666623.09. 01:29
r3s6sx86_​642 x 226672133223.09. 01:30
r3s7i6861 x 1533106622.09. 13:30
r3s8i6866 x 132003852623.09. 01:30
r4s0x86_​642 x 223001839623.09. 01:31
r4s1x86_​642 x 227002155323.09. 01:31
r4s1sx86_​642 x 221001676423.09. 01:32
r4s2arm​v7l1 x 180039823.09. 01:33
r4s2sarm​v7l1 x 180039818.09. 13:37
r4s3i5861 x 150099623.09. 01:34
r4s3si6861 x 11466293223.09. 01:35
r4s4ppc4 x 1120049813.07. 13:33
r4s4sppc4 x 1120049806.08. 11:25
r4s5arm​v7l1 x 1500023.09. 01:38
r4s5saarch​644 x 1160020023.09. 01:38
r4s6x86_​644 x 234005425623.09. 01:38
r4s6sarm​v7l0 x 1 x 110006623.09. 01:39
r4s7i6864 x 118331466023.09. 01:40
r4s7sx86_​642 x 11833733023.09. 01:40
r4s8arm​v7l1 x 140039823.09. 01:41
r4s8sarm​v7l1 x 140039823.09. 01:41
r5s0x86_​642 x 222001758223.09. 01:41
r5s1x86_​644 x 233335345622.09. 13:41
r5s2x86_​644 x 127002169923.09. 01:42
r5s2sx86_​644 x 240006386312.04. 01:34
r5s3x86_​644 x 220003187223.09. 01:42
r5s3sx86_​644 x 116001274823.09. 01:43
r5s4x86_​642 x 225302026423.09. 01:43
r5s4si6862 x 225302026523.09. 01:44
r5s5arm​v7l1 x 160059723.09. 01:44
r5s5sarm​v7l1 x 160060022.09. 01:48
r5s6ppc1 x 153313323.09. 08:59
r5s7arm​v7l1 x 15286423.09. 09:00
r5s7sarm​v7l1 x 15286423.09. 09:02
r5s8ppc1 x 1400263715.07. 01:50
r6s0x86_​642 x 10 x 2170013614023.09. 09:03
r6s1x86_​642 x 12000797823.09. 09:04
r6s2x86_​642 x 11667957802.01. 13:55
r6s3x86_​644 x 222003512023.09. 09:04
r6s4x86_​642 x 11100437623.09. 09:05
r6s5i6861 x 11500299223.09. 09:05
r6s6i6861 x 11600319223.09. 09:06
r6s7i6862 x 12300917622.09. 01:58
r6s8x86_​642 x 223001835623.09. 11:21
r7s0x86_​642 x 223001840023.09. 11:21
r7s1x86_​644 x 116001283923.09. 11:22
r7s2i6861 x 1600119619.07. 13:52
r7s2sarm​v7l4 x 1150043212.06. 13:48
r7s3arm​v6l1 x 1700523.09. 11:23
r7s3sarm​v7l4 x 1140035623.09. 11:29
r7s4arm​v7l1 x 153634823.09. 11:30
r7s5i6861 x 11300259323.09. 11:31
r7s5sarm​v7l2 x 140040008.09. 14:03
r7s6arm​v7l1 x 1100039823.09. 11:32
r7s7x86_​644 x 116001276723.09. 11:36
r7s7sx86_​642 x 223001844823.09. 11:36
r7s8arm​v7l1 x 1100079622.09. 02:05
r7s8sarm​v7l1 x 1100079622.09. 02:06
r8s0x86_​642 x 223001840022.09. 02:06
r8s1i5861 x 130060118.09. 02:09
r8s2x86_​642 x 221001676022.09. 02:07
r8s2sx86_​642 x 221001676022.09. 02:08
r8s3x86_​644 x 126672127722.09. 02:08
r8s4i6864 x 118331466422.09. 02:09
r8s4si6862 x 11833733222.09. 02:09
r8s5i6864 x 234005439222.09. 02:10
r8s6arm​v7l1 x 150049822.09. 02:10
r8s7x86_​642 x 127001077422.09. 02:10
r8s7sx86_​642 x 133001324822.09. 02:11
r8s8x86_​642 x 11300514422.09. 02:11
r9s0x86_​642 x 223001840022.09. 02:12
r9s1x86_​642 x 12000399122.09. 02:12
r9s1sx86_​642 x 11140399922.09. 02:13
r9s2x86_​642 x 223001836422.09. 02:14
r9s2sx86_​644 x 233505349622.09. 02:14
r9s3x86_​644 x 116001274822.09. 02:15
r9s3sx86_​644 x 130002400022.09. 02:15
r9s4i6861 x 21000398822.09. 02:16
r9s4sx86_​642 x 11333534722.09. 02:16
r9s5x86_​642 x 127001077622.09. 02:17
r9s5sx86_​644 x 234005439222.09. 02:17
r9s6x86_​642 x 230002396722.09. 02:17
r9s7arm​v7l2 x 11000022.09. 02:18
r9s8arm​v7l1 x 160059725.06. 02:14
r9s8sarm​v7l1 x 180079622.09. 02:18
ras0x86_​642 x 223001841722.09. 02:19
ras1i6861 x 11400279922.09. 02:19
ras2x86_​642 x 11067426622.09. 02:20
ras3aarch​648 x 12000400022.09. 02:20
ras3sarm​v7l8 x 1130074421.05. 14:08
ras4arm​v7l1 x 150039805.08. 02:11
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 110002422.09. 02:21
ras5sarm​v7l2 x 110002422.09. 02:21
ras6arm​v7l1 x 11000198722.09. 02:21
ras6sarm​v7l1 x 11000198722.09. 02:22
ras7ppc1 x 13966522.09. 02:22
ras8i6862 x 125001077422.09. 02:22
ras8sx86_​644 x 116001274822.09. 02:23
rbs0i6862 x 225001760022.09. 02:23
rbs1x86_​644 x 131002479622.09. 02:24
rbs2i6861 x 11000199922.09. 02:24
rbs3arm​v7l4 x 190015203.06. 02:20
rbs3sarm​v7l4 x 1140035622.09. 02:28
rbs4x86_​644 x 11200960031.05. 02:15
rbs4sx86_​644 x 116001274822.09. 02:29
rbs5i6864 x 220004916922.09. 02:29
rbs6x86_​644 x 119151532422.09. 02:30
rbs6sx86_​642 x 11333533222.09. 02:30
rbs7arm​v7l4 x 19962402.01. 16:34
rbs7sarm​v7l4 x 1996632409.01. 02:23
rbs8arm​v7l2 x 1666265022.09. 02:31
rbs8sx86_​644 x 227004319222.09. 02:32
rcs0x86_​648 x 224007660022.09. 02:32
rcs1x86_​646 x 234678327122.09. 02:33
rcs2x86_​642 x 128001123222.09. 02:33
rcs3i6862 x 11400558822.09. 02:34
rcs3sx86_​644 x 233005269622.09. 02:35
rcs4x86_​642 x 11100437622.09. 02:36
rcs4sx86_​644 x 11100875214.09. 14:35
rcs5x86_​642 x 128001119822.09. 02:38
rcs5sx86_​642 x 128001119822.09. 02:39
rcs6x86_​644 x 235006399222.09. 02:41
rcs7x86_​642 x 218001439622.09. 02:42
rcs7sx86_​644 x 115001198022.09. 02:42
rcs8x86_​6416 x 2370021715222.09. 02:43
rcs8sx86_​644 x 233005280022.09. 02:44
rds0x86_​644 x 218003199222.09. 02:44
rds1x86_​644 x 119101532422.09. 02:45
rds2x86_​644 x 119101532422.09. 02:45
rds3x86_​644 x 119101532422.09. 02:46
rds4x86_​644 x 119101532422.09. 02:47
rds5x86_​644 x 116001274822.09. 02:47
rds6x86_​644 x 116001274822.09. 02:48
rds7x86_​644 x 116001274822.09. 02:49
rds8x86_​644 x 116001274822.09. 02:52
res0x86_​644 x 218003199222.09. 02:54
res5x86_​642 x 222001920022.09. 02:54
 

Valid XHTML 1.0 Transitional