You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-10 - 04:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Sat Jan 10, 2026 00:46:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
597099220,4cyclictest0-21swapper/219:33:492
596199223,16cyclictest30816-21wc22:45:130
597099213,17cyclictest13433-21sed22:15:012
597099210,3cyclictest0-21swapper/219:21:472
5970992016,3cyclictest0-21swapper/220:01:352
596599209,0cyclictest0-21swapper/122:07:081
596599200,17cyclictest0-21swapper/122:55:061
596199203,2cyclictest14425-21idleruntime20:20:150
5961992016,3cyclictest0-21swapper/019:32:180
5961992015,3cyclictest7505-21dpkg22:05:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional