You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-20 - 23:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Thu Aug 20, 2026 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7806992724,2cyclictest1856-21systemd-udevd09:02:521
7806992724,2cyclictest1856-21systemd-udevd09:02:521
780299240,15cyclictest0-21swapper/010:44:340
780699230,18cyclictest0-21swapper/108:20:111
781199220,18cyclictest0-21swapper/210:09:142
7806992119,1cyclictest21-21ksoftirqd/109:44:321
780699204,15cyclictest0-21swapper/110:11:051
780699202,3cyclictest3030-21gmain07:17:011
780699200,17cyclictest0-21swapper/110:24:431
780299201,18cyclictest4035-21H222:10:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional