You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-27 - 09:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Mon Apr 27, 2026 00:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1043499210,20cyclictest0-21swapper/200:38:172
1043299212,16cyclictest0-21swapper/123:21:441
1043299210,18cyclictest0-21swapper/123:40:421
10431992114,4cyclictest0-21swapper/022:35:540
1043299202,17cyclictest31850irq/133-nvme0q219:35:011
1043299200,6cyclictest0-21swapper/119:45:011
1043299200,4cyclictest0-21swapper/122:40:121
1043499192,2cyclictest4099-21H222:10:212
10434991916,2cyclictest20090-21latency_hist23:15:012
10434991916,2cyclictest10863-21missed_timers20:05:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional