You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-27 - 01:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackdslot0.osadl.org (updated Tue May 26, 2026 12:46:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7364992321,0cyclictest0-21swapper/109:11:561
736499230,5cyclictest0-21swapper/110:14:391
7362992220,1cyclictest1100-21snmpd10:50:180
7364992114,6cyclictest0-21swapper/109:43:391
736499210,17cyclictest0-21swapper/111:08:591
736299214,13cyclictest0-21swapper/012:15:420
736299211,5cyclictest0-21swapper/007:35:210
7365992017,2cyclictest11992-21nfsd407:15:172
7365992016,3cyclictest0-21swapper/208:24:592
736299204,15cyclictest12529-21sessionclean10:09:000
736299204,15cyclictest0-21swapper/008:05:000
736299200,17cyclictest3983-21H222:10:210
736599193,15cyclictest12091-21timerwakeupswit10:05:222
736599192,16cyclictest0-21swapper/210:30:132
7365991916,2cyclictest25730-21tr11:30:122
7365991915,3cyclictest0-21swapper/209:43:002
736599190,5cyclictest0-21swapper/210:52:202
736599190,18cyclictest3987-21H222:10:212
736599190,18cyclictest0-21swapper/211:40:202
736599190,16cyclictest3991-21H222:10:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional