You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-15 - 09:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackdslot0.osadl.org (updated Wed Jul 15, 2026 00:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1487999230,20cyclictest0-21swapper/122:04:291
14879992212,7cyclictest0-21swapper/119:55:181
14878992214,4cyclictest0-21swapper/020:56:120
14880992119,1cyclictest28-21ksoftirqd/200:25:282
1487999210,20cyclictest0-21swapper/100:35:201
1487899211,3cyclictest0-21swapper/019:35:470
1488099202,17cyclictest0-21swapper/223:07:252
1488099202,17cyclictest0-21swapper/200:15:412
1488099200,3cyclictest0-21swapper/222:10:212
1488099200,19cyclictest0-21swapper/222:00:162
14879992011,0cyclictest0-21swapper/122:55:181
14878992013,3cyclictest0-21swapper/020:23:360
1488099194,1cyclictest0-21swapper/223:17:192
1488099192,16cyclictest7115-21sed20:50:012
1488099192,16cyclictest0-21swapper/219:33:012
14880991916,2cyclictest31113-21processes21:30:202
14880991916,2cyclictest29598-21idleruntime19:35:162
1488099191,17cyclictest0-21swapper/221:52:132
1488099190,3cyclictest0-21swapper/223:48:502
1488099190,3cyclictest0-21swapper/222:35:122
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional