You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-24 - 02:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Thu Apr 23, 2026 12:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30504992718,0cyclictest0-21swapper/112:10:131
3050499240,0cyclictest0-21swapper/107:45:131
3050999230,5cyclictest0-21swapper/211:02:262
3050099232,4cyclictest0-21swapper/008:20:000
3050099230,5cyclictest0-21swapper/012:05:340
30504992117,3cyclictest0-21swapper/112:33:301
30504992114,3cyclictest0-21swapper/110:10:131
3050499210,19cyclictest843-21systemd-network09:12:521
3050099213,2cyclictest3981-21H222:10:210
3050999204,15cyclictest0-21swapper/209:46:492
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional