You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 00:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Thu Apr 25, 2024 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
610899379377,2cyclictest0-21swapper/008:38:030
610899376374,2cyclictest0-21swapper/008:01:020
610899343333,1cyclictest0-21swapper/007:34:020
611999321320,1cyclictest0-21swapper/208:38:022
611999319317,2cyclictest0-21swapper/208:01:032
611399319318,1cyclictest932-21kworker/1:008:38:031
611399316315,1cyclictest932-21kworker/1:008:01:031
6108993100,305cyclictest0-21swapper/011:57:590
6108993090,308cyclictest0-21swapper/007:42:590
611999305299,5cyclictest20271-21gnome-shell07:31:592
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional