You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-29 - 00:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Fri Nov 28, 2025 12:45:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15935992726,0cyclictest0-21swapper/109:05:011
1593799240,23cyclictest0-21swapper/208:28:372
1593799240,1cyclictest271rcuc/208:05:142
1593599230,5cyclictest0-21swapper/107:48:471
15937992216,5cyclictest271rcuc/209:40:212
1593599220,21cyclictest0-21swapper/108:32:521
15934992216,5cyclictest0-21swapper/010:20:000
1593799203,2cyclictest23166-21nfsd410:10:192
15937992018,1cyclictest0-21swapper/211:13:282
1593799200,19cyclictest0-21swapper/210:30:032
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional