You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-27 - 20:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot0.osadl.org (updated Thu Aug 27, 2026 12:45:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
303521380,4sleep5393699cyclictest11:22:275
200402890,1sleep60-21swapper/611:20:286
56472810,0sleep50-21swapper/510:30:435
183272810,1sleep0121rcuc/011:12:200
104402810,0sleep00-21swapper/009:27:390
45102790,0sleep10-21swapper/109:38:541
151222790,1sleep30-21swapper/310:47:553
82552760,1sleep2321ktimersoftd/209:43:202
67002740,0sleep10-21swapper/112:31:001
241232740,0sleep50-21swapper/511:13:055
219712740,0sleep40-21swapper/412:16:534
6102720,1sleep71014-21runrttasks10:30:127
4322720,0sleep20-21swapper/210:26:062
57752710,0sleep60-21swapper/609:18:556
42982700,0sleep4501ktimersoftd/410:14:474
42452700,0sleep70-21swapper/711:06:357
282742700,0sleep10-21swapper/110:49:381
241882690,0sleep10-21swapper/111:40:581
179512670,4sleep4393099cyclictest12:20:214
59772660,0sleep50-21swapper/509:55:005
12392660,0sleep40-21swapper/409:42:254
218662610,0sleep30-21swapper/312:16:523
370725646,6sleep70-21swapper/707:09:587
166332560,0sleep30-21swapper/309:44:243
368825545,6sleep60-21swapper/607:09:506
19862540,0sleep00-21swapper/009:58:310
360025040,6sleep30-21swapper/307:08:413
355024939,6sleep00-21swapper/007:08:060
340424826,6sleep10-21swapper/107:06:151
351824736,7sleep40-21swapper/407:07:384
323412470,0sleep40-21swapper/410:34:114
356324434,6sleep20-21swapper/207:08:172
239224129,7sleep50-21swapper/507:05:155
303492260,4sleep6394299cyclictest12:38:016
71082250,0sleep60-21swapper/609:55:106
317342240,1sleep40-21swapper/409:58:114
77192230,1sleep5581rcuc/512:35:125
41662220,1sleep30-21swapper/312:22:453
30122220,0sleep70-21swapper/709:50:297
286282210,0sleep1221rcuc/109:13:461
243502210,1sleep1231ktimersoftd/110:17:081
33792200,0sleep60-21swapper/610:34:366
291122200,1sleep60-21swapper/612:25:436
26002200,0sleep7771ktimersoftd/709:34:427
236462200,0sleep40-21swapper/409:49:144
152842200,0sleep40-21swapper/411:31:574
3930991915,2cyclictest726-21gdbus11:49:234
3930991915,2cyclictest726-21gdbus11:49:224
304162190,1sleep70-21swapper/710:05:537
258202190,0sleep10-21swapper/109:33:331
188772190,0sleep70-21swapper/709:48:387
67122180,0sleep2311rcuc/210:59:012
394799180,16cyclictest0-21swapper/710:53:347
394799180,13cyclictest0-21swapper/711:49:137
394799180,13cyclictest0-21swapper/711:49:127
158892180,1sleep60-21swapper/610:04:156
4872170,1sleep0490-21cpuspeed_turbos11:50:120
4872170,1sleep0490-21cpuspeed_turbos11:50:110
3947991710,5cyclictest681-21dbus-daemon10:16:297
394799170,1cyclictest0-21swapper/710:10:187
394799170,15cyclictest0-21swapper/709:16:077
36462170,0sleep20-21swapper/209:46:402
196172170,0sleep30-21swapper/309:56:343
394799167,5cyclictest0-21swapper/707:30:147
394799167,5cyclictest0-21swapper/707:30:137
3947991613,2cyclictest726-21gdbus11:32:587
394799160,3cyclictest0-21swapper/711:57:407
394799160,2cyclictest32162-21sshd11:25:597
394799160,1cyclictest0-21swapper/712:28:287
394799160,11cyclictest0-21swapper/710:47:237
3930991613,2cyclictest726-21gdbus09:12:564
16992160,1sleep10-21swapper/111:38:191
62252150,0sleep10-21swapper/111:26:491
394799159,5cyclictest6976-21sshd09:23:147
394799159,5cyclictest19586-21sshd09:40:357
394799159,5cyclictest0-21swapper/709:57:567
394799152,5cyclictest0-21swapper/708:54:457
394799150,2cyclictest4220-21grep10:26:367
394799150,2cyclictest1059-21snmpd07:59:157
394799150,1cyclictest0-21swapper/710:56:407
394299150,13cyclictest0-21swapper/611:14:236
394299150,13cyclictest0-21swapper/610:35:406
3936991512,2cyclictest0-21swapper/511:07:485
393099150,2cyclictest0-21swapper/412:09:064
392599150,13cyclictest0-21swapper/312:33:243
392599150,13cyclictest0-21swapper/311:25:403
391899150,13cyclictest17983-21sshd11:36:132
277932150,0sleep70-21swapper/711:01:297
50402140,0sleep00-21swapper/012:35:000
394799147,2cyclictest0-21swapper/711:39:577
394799144,2cyclictest681-21dbus-daemon10:24:347
394799144,2cyclictest16860-21nscd12:19:327
394799142,5cyclictest0-21swapper/707:51:307
394799140,8cyclictest0-21swapper/712:21:327
394799140,2cyclictest5242-21sshd11:10:407
394799140,2cyclictest1059-21snmpd08:01:067
394799140,1cyclictest1325-21sshd10:42:127
394299140,2cyclictest0-21swapper/609:26:516
394299140,12cyclictest0-21swapper/609:39:306
3936991412,1cyclictest0-21swapper/507:50:145
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional