You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-07 - 23:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot0.osadl.org (updated Fri Aug 07, 2026 12:45:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1021921420,0sleep50-21swapper/510:52:375
243042930,0sleep00-21swapper/011:10:350
135592810,0sleep50-21swapper/510:28:405
287162780,1sleep30-21swapper/312:16:243
37762770,0sleep00-21swapper/011:00:000
295282770,1sleep20-21swapper/212:28:502
282842750,0sleep40-21swapper/411:35:314
233382750,3sleep7747799cyclictest09:12:457
233382750,3sleep7747799cyclictest09:12:457
132372750,1sleep70-21swapper/709:27:447
186382740,0sleep20-21swapper/208:39:552
7992710,0sleep10-21swapper/110:22:591
53872710,0sleep00-21swapper/009:30:410
183842700,0sleep50-21swapper/510:41:235
252132690,0sleep20-21swapper/210:21:562
204142690,0sleep40-21swapper/409:56:584
90512680,0sleep70-21swapper/711:08:497
42852680,0sleep40-21swapper/410:35:284
42732670,0sleep00-21swapper/012:09:250
717426151,6sleep50-21swapper/507:09:395
701926150,7sleep70-21swapper/707:07:417
516926050,6sleep30-21swapper/307:05:053
719725847,7sleep00-21swapper/007:09:500
694425848,6sleep60-21swapper/607:06:436
91202520,0sleep00-21swapper/012:22:070
705324433,7sleep40-21swapper/407:08:014
701324231,7sleep10-21swapper/107:07:341
516824029,7sleep20-21swapper/207:05:042
76182380,0sleep40-21swapper/410:40:084
81472260,0sleep20-21swapper/210:27:572
7446992422,1cyclictest0-21swapper/209:15:242
7446992318,4cyclictest0-21swapper/209:13:322
7446992318,4cyclictest0-21swapper/209:13:322
7446992218,3cyclictest0-21swapper/209:21:242
289842220,1sleep70-21swapper/710:30:267
15732220,0sleep60-21swapper/610:35:156
122242220,2sleep20-21swapper/212:34:512
122242220,2sleep20-21swapper/212:34:512
7446992119,1cyclictest0-21swapper/209:25:422
744699210,4cyclictest0-21swapper/207:46:112
45952210,0sleep60-21swapper/611:24:346
744699200,1cyclictest0-21swapper/207:44:092
27772200,1sleep22829-21kworker/2:110:55:382
269172200,0sleep3401rcuc/310:10:023
743999190,1cyclictest0-21swapper/109:20:131
166952190,1sleep40-21swapper/411:54:374
320992180,4sleep6747299cyclictest09:21:586
269632180,0sleep00-21swapper/012:36:330
226592170,0sleep7761rcuc/710:45:567
17732170,0sleep20-21swapper/209:34:282
144882170,0sleep50-21swapper/510:20:315
92412160,0sleep10-21swapper/112:22:081
78902160,1sleep40-21swapper/409:31:014
747299160,14cyclictest0-21swapper/610:30:136
745199160,3cyclictest0-21swapper/310:53:193
744699161,13cyclictest0-21swapper/209:06:322
744699161,13cyclictest0-21swapper/209:06:322
66602160,0sleep40-21swapper/409:18:514
747799150,14cyclictest0-21swapper/710:06:157
7472991511,2cyclictest9413-21sshd11:25:096
747299150,2cyclictest0-21swapper/612:32:076
747299150,2cyclictest0-21swapper/612:32:076
746599150,13cyclictest0-21swapper/510:45:595
745699150,13cyclictest0-21swapper/410:29:284
7451991511,2cyclictest31210-21sshd10:47:053
7451991510,3cyclictest0-21swapper/311:52:033
745199150,2cyclictest0-21swapper/309:13:033
745199150,2cyclictest0-21swapper/309:13:033
745199150,13cyclictest1-21systemd09:35:393
745199150,13cyclictest0-21swapper/310:08:583
743999150,13cyclictest681-21dbus-daemon09:47:011
743999150,13cyclictest0-21swapper/111:10:231
23852150,0sleep70-21swapper/710:55:357
109052150,0sleep70-21swapper/712:26:217
747799140,2cyclictest0-21swapper/711:29:527
747799140,12cyclictest6802-21packagekitd10:00:537
747799140,12cyclictest0-21swapper/711:45:437
747799140,12cyclictest0-21swapper/710:21:027
747299140,12cyclictest23877-21sshd09:41:096
747299140,12cyclictest13838-21id09:11:276
747299140,12cyclictest13838-21id09:11:276
7465991410,2cyclictest757-21id11:56:355
745699140,2cyclictest0-21swapper/409:40:244
745699140,12cyclictest0-21swapper/411:23:304
745199140,2cyclictest27099-21sshd12:20:173
745199140,12cyclictest0-21swapper/312:32:483
745199140,12cyclictest0-21swapper/312:32:473
745199140,12cyclictest0-21swapper/310:28:353
744699140,2cyclictest681-21dbus-daemon12:20:182
743999141,1cyclictest0-21swapper/109:54:271
743999140,2cyclictest0-21swapper/111:19:481
743999140,13cyclictest0-21swapper/110:34:071
743999140,12cyclictest30907-21sshd11:40:061
743499140,13cyclictest0-21swapper/007:30:150
743499140,12cyclictest6804-21gdbus10:51:120
33052140,0sleep50-21swapper/510:31:215
167372140,1sleep70-21swapper/712:39:297
88842130,0sleep40-21swapper/411:04:454
7477991311,1cyclictest0-21swapper/712:23:297
7477991311,1cyclictest0-21swapper/711:18:277
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional