You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-26 - 15:31
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot0.osadl.org (updated Sun Jul 26, 2026 12:45:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
360621070,0sleep50-21swapper/509:52:245
1436521070,0sleep40-21swapper/409:49:264
242562880,1sleep70-21swapper/710:41:307
255572780,1sleep30-21swapper/311:37:213
93732770,1sleep5581rcuc/511:49:005
200142770,0sleep20-21swapper/210:45:262
56402760,0sleep20-21swapper/210:25:062
252872730,0sleep20-21swapper/210:14:012
67242720,0sleep60-21swapper/610:20:226
163862710,0sleep20-21swapper/208:45:142
9192700,0sleep60-21swapper/609:10:346
66972700,0sleep50-21swapper/510:02:015
274452700,0sleep50-21swapper/510:23:335
253362700,1sleep0121rcuc/009:32:310
14722700,0sleep2321ktimersoftd/211:52:252
12202700,0sleep10-21swapper/111:05:531
16332690,0sleep40-21swapper/409:29:154
326962680,2sleep50-21swapper/512:15:215
232232680,0sleep30-21swapper/309:27:383
220282680,0sleep70-21swapper/709:18:207
109042640,1sleep50-21swapper/510:58:125
98626049,7sleep50-21swapper/507:06:565
61532570,1sleep0147199cyclictest11:25:150
109425747,6sleep30-21swapper/307:08:063
100625646,6sleep70-21swapper/707:07:147
3157024939,6sleep60-21swapper/607:05:056
96724837,7sleep40-21swapper/407:06:394
116424838,6sleep10-21swapper/107:08:441
90624130,7sleep00-21swapper/007:05:540
102224029,7sleep20-21swapper/207:07:172
271142390,0sleep00-21swapper/008:00:180
201242260,0sleep60-21swapper/610:04:036
324662250,4sleep5150199cyclictest10:19:415
147199230,2cyclictest0-21swapper/007:46:320
229482220,0sleep30-21swapper/312:37:143
50072210,3sleep0147199cyclictest10:06:220
195432210,0sleep20-21swapper/211:31:502
147199210,2cyclictest0-21swapper/007:56:080
147199210,2cyclictest0-21swapper/007:40:400
73892200,4sleep5150199cyclictest12:11:455
47382200,3sleep7151399cyclictest11:43:417
47382200,3sleep7151399cyclictest11:43:417
147199200,2cyclictest0-21swapper/007:50:560
130452200,0sleep50-21swapper/510:44:425
291532190,1sleep50-21swapper/509:42:145
216292190,0sleep60-21swapper/612:27:476
278272180,1sleep20-21swapper/209:46:362
245042180,0sleep40-21swapper/409:14:094
131112180,1sleep513115-21unixbench_singl07:30:195
78402170,0sleep70-21swapper/709:39:207
38192170,0sleep00-21swapper/012:06:340
313222170,1sleep0121rcuc/012:10:270
198192170,0sleep00-21swapper/010:54:540
151399170,15cyclictest0-21swapper/711:16:467
148499170,16cyclictest0-21swapper/210:09:162
111852170,0sleep50-21swapper/509:39:505
161922160,0sleep10-21swapper/109:58:531
148499160,8cyclictest0-21swapper/207:35:022
148499160,13cyclictest0-21swapper/211:55:412
148499160,13cyclictest0-21swapper/211:43:052
148499160,13cyclictest0-21swapper/211:43:052
148499160,13cyclictest0-21swapper/210:24:032
148499160,13cyclictest0-21swapper/209:37:402
148499160,13cyclictest0-21swapper/208:57:182
147199160,3cyclictest0-21swapper/009:35:390
266632150,0sleep20-21swapper/209:28:092
23712150,0sleep60-21swapper/610:56:526
175192150,0sleep20-21swapper/211:36:072
1513991512,2cyclictest0-21swapper/710:36:597
1513991512,2cyclictest0-21swapper/710:29:047
150699150,13cyclictest0-21swapper/612:38:356
149699150,13cyclictest0-21swapper/409:24:064
1484991513,1cyclictest8162-21bash12:16:272
148499150,3cyclictest0-21swapper/212:00:482
148499150,13cyclictest0-21swapper/212:21:572
148499150,13cyclictest0-21swapper/207:15:182
148499150,12cyclictest0-21swapper/209:21:102
148499150,12cyclictest0-21swapper/208:30:262
147899150,2cyclictest0-21swapper/109:50:041
147899150,14cyclictest0-21swapper/109:00:151
147899150,14cyclictest0-21swapper/109:00:151
1471991511,2cyclictest0-21swapper/009:45:190
147199150,13cyclictest681-21dbus-daemon11:56:390
125412150,1sleep00-21swapper/009:58:200
1513991411,2cyclictest0-21swapper/712:32:187
150699141,1cyclictest14411-21sshd11:03:186
150699140,12cyclictest26903-21memory12:05:166
149699140,12cyclictest0-21swapper/411:40:244
149699140,12cyclictest0-21swapper/411:40:234
148499146,5cyclictest0-21swapper/207:55:322
148499141,12cyclictest0-21swapper/211:20:442
148499140,13cyclictest0-21swapper/212:30:112
148499140,13cyclictest0-21swapper/212:25:552
148499140,13cyclictest0-21swapper/211:03:372
148499140,13cyclictest0-21swapper/210:51:052
148499140,13cyclictest0-21swapper/210:39:552
148499140,13cyclictest0-21swapper/209:57:292
148499140,13cyclictest0-21swapper/209:30:102
148499140,13cyclictest0-21swapper/209:00:022
148499140,13cyclictest0-21swapper/209:00:022
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional