You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-31 - 16:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #0

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System r0s0s.osadl.org (updated Fri Oct 31, 2025 12:46:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14429582348335,8sleep60-21swapper/607:05:176
14443932301273,21sleep30-21swapper/307:05:463
14443912298278,13sleep10-21swapper/107:05:441
14446282286267,12sleep50-21swapper/507:09:025
14444952286267,12sleep00-21swapper/007:07:120
14446102285266,12sleep70-21swapper/707:08:487
14444102285265,13sleep20-21swapper/207:06:002
14443852284265,12sleep40-21swapper/407:05:394
1445171993835,3cyclictest1465579-21kworker/u16:1+events_unbound08:03:404
1445174993734,2cyclictest1554472-21ntpq10:55:247
1445172993735,2cyclictest1465579-21kworker/u16:1+flush-8:008:40:275
1445172993635,1cyclictest1490060-21kworker/u16:0+flush-8:008:50:005
1445172993634,2cyclictest1483613-21kworker/u16:2+flush-8:009:15:265
144517199355,30cyclictest0-21swapper/409:46:264
144517199355,30cyclictest0-21swapper/408:07:184
1445171993535,0cyclictest0-21swapper/412:00:014
144517199352,1cyclictest171rcu_preempt12:03:384
144517499340,31cyclictest0-21swapper/711:25:167
1445172993433,1cyclictest1589913-21ntpq12:10:235
1445172993433,1cyclictest1503402-21kworker/u16:1+flush-8:009:20:175
1445172993431,2cyclictest1512031-21kworker/u16:0+events_unbound09:35:265
1445172993429,3cyclictest1575374-21ipmi_fans11:40:135
144517199344,30cyclictest674172-21in:imklog08:20:474
144517199344,30cyclictest0-21swapper/407:59:494
144517199344,0cyclictest0-21swapper/409:00:334
144517199344,0cyclictest0-21swapper/407:53:444
144517199344,0cyclictest0-21swapper/407:29:044
1445171993432,2cyclictest0-21swapper/409:15:594
144517199343,0cyclictest171rcu_preempt10:25:144
144517199343,0cyclictest0-21swapper/410:46:434
144517199343,0cyclictest0-21swapper/408:49:484
144517199342,1cyclictest171rcu_preempt11:40:254
144517199342,1cyclictest171rcu_preempt11:25:114
144517199342,1cyclictest171rcu_preempt10:20:114
144517199341,1cyclictest171rcu_preempt12:26:174
144517199340,1cyclictest53-21ksoftirqd/407:39:344
144517199340,1cyclictest171rcu_preempt12:10:544
144517199340,1cyclictest171rcu_preempt08:30:184
1445170993431,2cyclictest1533085-21ntpq10:10:253
1445174993329,3cyclictest833-21snmpd11:53:357
1445172993331,2cyclictest1477499-21missed_timers08:15:235
1445172993330,3cyclictest1449922-21sshd07:16:595
1445172993330,2cyclictest1710061-21ntpd07:44:565
1445172993330,1cyclictest1523391-21ntpq09:50:235
144517199334,0cyclictest0-21swapper/409:50:194
144517199333,30cyclictest0-21swapper/412:33:444
144517199333,30cyclictest0-21swapper/408:16:244
144517199333,30cyclictest0-21swapper/407:42:244
1445171993332,1cyclictest0-21swapper/407:46:314
1445171993331,2cyclictest0-21swapper/411:39:504
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional