You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 14:28

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot1s.osadl.org (updated Wed Dec 03, 2025 12:45:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2704099136135,0cyclictest21-21ksoftirqd/112:22:001
2703399131126,4cyclictest3-21ksoftirqd/010:22:540
2707099128128,0cyclictest190750irq/36-eth1-rx-11:19:416
2707099128127,1cyclictest0-21swapper/609:09:136
27065991280,127cyclictest0-21swapper/508:54:535
2705299128123,4cyclictest37-21ksoftirqd/308:43:373
2707799127124,2cyclictest0-21swapper/711:50:317
27077991270,126cyclictest0-21swapper/709:11:487
27070991270,1cyclictest0-21swapper/611:29:036
2706599127124,2cyclictest0-21swapper/508:14:035
2706599127124,2cyclictest0-21swapper/507:44:545
27046991270,126cyclictest0-21swapper/208:59:442
2705899126121,4cyclictest0-21swapper/410:22:544
27077991250,124cyclictest0-21swapper/708:58:477
2707099125124,1cyclictest0-21swapper/608:43:496
2705299125124,0cyclictest37-21ksoftirqd/308:53:223
2705299125121,3cyclictest37-21ksoftirqd/309:17:013
2704099125125,0cyclictest21-21ksoftirqd/107:48:381
2703399125125,0cyclictest3-21ksoftirqd/011:48:320
2707799124122,1cyclictest0-21swapper/707:26:107
2707799123121,1cyclictest0-21swapper/708:29:057
27077991230,122cyclictest0-21swapper/711:25:317
2704099123123,0cyclictest2150ksoftirqd/111:15:151
2706599122120,1cyclictest0-21swapper/512:03:565
2705899122121,1cyclictest0-21swapper/411:48:334
27058991220,1cyclictest0-21swapper/412:20:354
2705299122121,0cyclictest37-21ksoftirqd/311:53:473
2705299122121,0cyclictest37-21ksoftirqd/309:10:563
2704099122122,0cyclictest21-21ksoftirqd/112:02:151
2703399122120,1cyclictest3-21ksoftirqd/012:20:410
2703399122120,1cyclictest3-21ksoftirqd/010:46:000
2707799121119,1cyclictest3065-21chk_conn_tcp08:21:027
2705299121119,1cyclictest37-21ksoftirqd/307:52:563
2707799120119,1cyclictest0-21swapper/707:32:387
2707799120118,1cyclictest0-21swapper/709:06:357
27077991200,1cyclictest0-21swapper/712:36:037
27077991200,1cyclictest0-21swapper/712:36:037
2707099120119,1cyclictest0-21swapper/610:51:286
2707099120118,1cyclictest0-21swapper/611:02:596
2707099120116,1cyclictest61-21ksoftirqd/609:40:386
2706599120119,0cyclictest53-21ksoftirqd/511:41:175
2705299120115,4cyclictest37-21ksoftirqd/311:25:413
2704699120120,0cyclictest29-21ksoftirqd/210:37:202
2704699120118,1cyclictest29-21ksoftirqd/211:49:532
2704099120120,0cyclictest21-21ksoftirqd/108:25:521
2703399120120,0cyclictest3-21ksoftirqd/011:26:340
2703399120119,0cyclictest3-21ksoftirqd/008:07:460
2707799119118,1cyclictest0-21swapper/709:01:207
2707099119117,1cyclictest0-21swapper/607:50:146
2706599119117,1cyclictest0-21swapper/508:24:305
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional