You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-17 - 05:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot2.osadl.org (updated Mon Aug 17, 2026 00:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
40924842960,1sleep74092482-21ssh00:00:577
342918625420,29sleep70-21swapper/719:05:127
40232362500,0sleep74023237-21grep23:33:087
40559902480,1sleep4631rcuc/423:46:194
40559902480,1sleep4631rcuc/423:46:194
342936224737,7sleep40-21swapper/419:07:424
342835724735,7sleep50-21swapper/519:03:185
3429673994037,2cyclictest3578483-21kworker/u16:3+flush-8:020:58:075
3429679993736,0cyclictest0-21swapper/720:18:207
3429679993736,0cyclictest0-21swapper/720:18:207
342913723626,7sleep60-21swapper/619:04:316
3429673993531,3cyclictest3848993-21kworker/u16:0+flush-8:023:53:065
3429679993433,0cyclictest0-21swapper/719:08:227
3429679993433,0cyclictest0-21swapper/700:13:227
3429679993429,4cyclictest3549641-21latency_hist20:07:487
3429679993429,3cyclictest3643233-21grep20:53:117
3429673993431,2cyclictest3443360-21kworker/u16:2+flush-8:020:18:035
3429673993431,2cyclictest3443360-21kworker/u16:2+flush-8:020:18:035
3429679993332,0cyclictest0-21swapper/723:28:257
3429673993229,2cyclictest3443360-21kworker/u16:2+flush-8:020:12:485
3429673993028,2cyclictest3946988-21kworker/u16:3+events_unbound23:17:485
3429679992928,0cyclictest0-21swapper/723:00:467
3429679992928,0cyclictest0-21swapper/700:20:057
3429673992926,2cyclictest3356087-21kworker/u16:1+flush-8:019:08:065
3429679992827,0cyclictest0-21swapper/721:03:137
3429679992826,1cyclictest0-21swapper/700:29:127
3429679992826,1cyclictest0-21swapper/700:29:127
3429679992823,4cyclictest3836960-21latency_hist22:17:477
3429673992826,2cyclictest3823953-21kworker/u16:1+flush-8:022:12:545
3429673992824,3cyclictest3443360-21kworker/u16:2+flush-8:020:13:055
3429679992726,0cyclictest0-21swapper/723:57:427
3429679992726,0cyclictest0-21swapper/720:36:567
3429679992722,4cyclictest3971422-21latency_hist23:12:487
3429679992721,5cyclictest3588370-21latency_hist20:27:487
3429678992726,1cyclictest0-21swapper/600:15:416
3429679992625,0cyclictest0-21swapper/721:24:027
3429679992625,0cyclictest0-21swapper/719:44:087
3429673992623,2cyclictest3678269-21kworker/u16:1+flush-8:021:28:065
3429679992524,0cyclictest0-21swapper/723:13:347
3429679992524,0cyclictest0-21swapper/723:04:247
3429679992524,0cyclictest0-21swapper/721:52:597
3429679992523,1cyclictest4151448-21ssh00:23:167
3429678992521,3cyclictest3654735-21kworker/u16:4+flush-8:021:57:486
3429679992423,0cyclictest0-21swapper/719:49:407
3429679992423,0cyclictest0-21swapper/719:24:557
3429679992423,0cyclictest0-21swapper/700:04:567
3429673992422,2cyclictest3749703-21kworker/u16:1+events_unbound21:43:155
3429679992322,0cyclictest0-21swapper/723:40:527
3429679992322,0cyclictest0-21swapper/720:51:207
3429679992322,0cyclictest0-21swapper/720:38:047
3429679992322,0cyclictest0-21swapper/720:13:397
3429679992322,0cyclictest0-21swapper/700:09:327
3429679992221,0cyclictest0-21swapper/723:23:287
3429679992221,0cyclictest0-21swapper/722:29:527
3429679992221,0cyclictest0-21swapper/721:41:457
3429679992221,0cyclictest0-21swapper/720:12:407
3429679992221,0cyclictest0-21swapper/719:42:367
3429673992220,2cyclictest3578483-21kworker/u16:3+events_unbound20:32:485
3429679992120,0cyclictest0-21swapper/721:18:537
3429679992120,0cyclictest0-21swapper/721:12:347
3429679992019,0cyclictest0-21swapper/723:21:337
3429679992019,0cyclictest0-21swapper/721:13:547
3429679992019,0cyclictest0-21swapper/720:30:477
3429673992018,2cyclictest3946988-21kworker/u16:3+events_unbound23:18:025
3429673992018,2cyclictest3836453-21kworker/u16:2+events_unbound22:28:085
3429673992018,2cyclictest3823953-21kworker/u16:1+events_unbound22:49:575
3429673992018,2cyclictest3443360-21kworker/u16:2+flush-8:022:03:235
3429673992018,2cyclictest3443360-21kworker/u16:2+flush-8:020:53:185
3429673992017,2cyclictest4057197-21kworker/u16:1+flush-8:000:13:035
3429673992015,2cyclictest3823953-21kworker/u16:1+flush-8:022:42:485
3429679991918,0cyclictest0-21swapper/722:39:247
3429679991918,0cyclictest0-21swapper/719:13:557
3429679991917,1cyclictest0-21swapper/723:48:337
3429678991916,3cyclictest3483323-21kworker/u16:4+events_unbound19:38:036
3429673991917,2cyclictest3500982-21kworker/u16:0+events_unbound19:58:165
3429679991817,0cyclictest0-21swapper/722:22:557
3429679991817,0cyclictest0-21swapper/720:59:117
3429679991817,0cyclictest0-21swapper/720:45:117
3429679991817,0cyclictest0-21swapper/719:35:567
3429679991817,0cyclictest0-21swapper/719:35:567
3429679991817,0cyclictest0-21swapper/719:19:357
3429679991816,1cyclictest3539695-21sshd-session19:59:177
3429679991814,3cyclictest3789869-21kthreadcore21:58:087
3429673991816,2cyclictest3873633-21kworker/u16:5+flush-8:023:02:475
3429673991816,2cyclictest3418777-21kworker/u16:0+events_unbound19:12:525
3429679991714,2cyclictest3739302-21/usr/sbin/munin21:37:477
3429673991715,2cyclictest3500982-21kworker/u16:0+flush-8:019:43:075
3429673991715,2cyclictest3500982-21kworker/u16:0+events_unbound19:53:045
3429679991615,0cyclictest0-21swapper/719:56:057
3429673991615,1cyclictest4105158-21kworker/u16:0+flush-8:000:24:475
342966999160,1cyclictest0-21swapper/423:01:304
3429679991514,0cyclictest0-21swapper/722:54:007
3429679991514,0cyclictest0-21swapper/721:46:407
3429678991512,2cyclictest3823953-21kworker/u16:1+flush-8:022:57:486
342967899150,15cyclictest0-21swapper/622:49:216
342967399156,8cyclictest0-21swapper/523:35:395
3429673991513,2cyclictest4030342-21kworker/u16:3+flush-8:023:58:185
3429673991513,2cyclictest4017997-21kworker/u16:2+events_unbound23:38:315
3429669991512,3cyclictest0-21swapper/400:27:544
3429669991512,3cyclictest0-21swapper/400:27:544
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional