You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-08 - 19:43
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot2.osadl.org (updated Sun Feb 08, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
267687925949,7sleep40-21swapper/407:03:354
267700725319,30sleep70-21swapper/707:05:237
267684325343,7sleep60-21swapper/607:03:056
2677356995144,5cyclictest2874369-21latency_hist08:46:067
2677342994544,1cyclictest3360085-21kworker/u16:2+flush-8:012:31:054
2677342994544,1cyclictest3360085-21kworker/u16:2+flush-8:012:31:054
267703424131,7sleep50-21swapper/507:05:455
2677356993833,4cyclictest3300884-21latency_hist11:46:057
2677342993735,2cyclictest2865100-21kworker/u16:2+flush-8:009:16:284
29372052350,0chrt0-21swapper/609:16:056
29372052350,0chrt0-21swapper/609:16:056
2677351993331,2cyclictest2998139-21kworker/u16:2+flush-8:010:16:326
2677356993227,4cyclictest2748752-21latency_hist07:41:067
2677351993229,2cyclictest2949420-21kworker/u16:4+events_unbound09:31:196
2677356993027,2cyclictest3191951-21latency_hist11:01:067
2677356992928,0cyclictest0-21swapper/711:36:247
2677342992724,3cyclictest2787458-21kworker/u16:0+events_unbound08:56:244
31429522260,1chrt3142953-21rm10:40:307
2677356992626,0cyclictest0-21swapper/709:56:387
2677356992622,3cyclictest2776823-21ntpq07:51:327
2677342992624,2cyclictest2998139-21kworker/u16:2+events_unbound10:06:324
2677342992624,2cyclictest2710092-21kworker/u16:2+flush-8:007:51:244
2677346992523,2cyclictest2926473-21kworker/u16:3+events_unbound09:28:065
2677342992523,2cyclictest2865100-21kworker/u16:2+flush-8:009:06:454
2677342992523,2cyclictest2816624-21kworker/u16:3+events_unbound08:31:194
2677356992423,0cyclictest0-21swapper/707:31:207
267735699240,23cyclictest5512-21dbus-daemon09:28:157
2677342992422,2cyclictest3203045-21kworker/u16:1+events_unbound11:26:434
2677356992323,0cyclictest0-21swapper/709:11:297
2677356992323,0cyclictest0-21swapper/709:11:297
2677342992321,2cyclictest3119473-21kworker/u16:0+events_unbound11:21:014
2677356992222,0cyclictest0-21swapper/710:21:287
2677356992220,1cyclictest3010121-21idleruntime-cro09:46:057
2677351992220,2cyclictest3119473-21kworker/u16:0+flush-8:012:16:056
2677346992218,3cyclictest1184838-21kworker/u16:1+flush-8:007:26:235
2677342992220,2cyclictest3119473-21kworker/u16:0+events_unbound12:31:304
2677342992220,2cyclictest2903169-21kworker/u16:1+events_unbound09:56:404
2677342992220,2cyclictest2874575-21kworker/u16:4+flush-8:008:51:184
2677342992220,2cyclictest2787458-21kworker/u16:0+flush-8:008:26:304
2677356992121,0cyclictest0-21swapper/711:21:357
2677356992120,0cyclictest0-21swapper/710:11:277
2677356992119,1cyclictest2913055-21diskmemload12:36:007
2677342992119,2cyclictest3203045-21kworker/u16:1+events_unbound11:31:234
2677342992119,2cyclictest3203045-21kworker/u16:1+events_unbound11:11:324
2677342992119,2cyclictest3119473-21kworker/u16:0+events_unbound11:21:344
2677342992119,2cyclictest3087270-21kworker/u16:3+flush-8:010:56:334
2677342992119,2cyclictest2903169-21kworker/u16:1+flush-8:009:21:314
2677342992119,2cyclictest2816624-21kworker/u16:3+flush-8:008:21:244
2677342992118,2cyclictest2816624-21kworker/u16:3+flush-8:008:16:234
2677356992014,1cyclictest96-21ksoftirqd/711:56:347
2677342992018,2cyclictest3119473-21kworker/u16:0+events_unbound12:06:254
2677342992018,2cyclictest3119473-21kworker/u16:0+events_unbound11:51:194
2677342992018,2cyclictest2926473-21kworker/u16:3+events_unbound09:11:354
2677342992018,2cyclictest2926473-21kworker/u16:3+events_unbound09:11:354
2677342992018,2cyclictest2903169-21kworker/u16:1+flush-8:009:31:294
2677342992018,2cyclictest2787458-21kworker/u16:0+events_unbound08:40:584
2677342992018,2cyclictest2768134-21kworker/u16:1+flush-8:008:01:234
2677342992018,2cyclictest1931995-21kworker/u16:5+flush-8:007:06:214
2677356991913,5cyclictest3313009-21latency_hist11:51:057
267735699190,18cyclictest0-21swapper/708:06:287
2677342991917,2cyclictest2903169-21kworker/u16:1+events_unbound09:36:534
2677342991917,2cyclictest2865100-21kworker/u16:2+flush-8:008:46:214
2677356991814,3cyclictest1267-21snmpd09:35:217
2677356991812,5cyclictest650-21systemd-journal11:16:007
2677356991812,5cyclictest2729407-21latency_hist07:31:077
2677346991816,2cyclictest3034672-21kworker/u16:0+events_unbound10:01:215
2677346991816,2cyclictest2949420-21kworker/u16:4+events_unbound09:31:315
2677342991816,2cyclictest2926473-21kworker/u16:3+events_unbound09:51:504
2677342991816,2cyclictest2926473-21kworker/u16:3+events_unbound09:51:504
2677342991816,2cyclictest2710092-21kworker/u16:2+flush-8:007:46:584
2677342991816,2cyclictest1184838-21kworker/u16:1+flush-8:007:26:344
2677342991811,3cyclictest3087270-21kworker/u16:3+events_unbound10:55:024
267735699177,9cyclictest0-21swapper/711:26:307
267735699177,9cyclictest0-21swapper/710:06:317
267735699174,12cyclictest0-21swapper/709:25:277
2677356991716,0cyclictest0-21swapper/708:16:217
2677356991715,1cyclictest2913055-21diskmemload09:16:227
267735699170,15cyclictest1267-21snmpd08:36:057
2677351991714,3cyclictest2816624-21kworker/u16:3+flush-8:008:26:066
2677346991715,2cyclictest2926473-21kworker/u16:3+events_unbound09:41:315
2677346991714,2cyclictest2903169-21kworker/u16:1+flush-8:009:56:055
2677346991714,2cyclictest2903169-21kworker/u16:1+flush-8:009:56:055
2677342991715,2cyclictest3119473-21kworker/u16:0+flush-8:012:16:304
2677342991715,2cyclictest2787458-21kworker/u16:0+flush-8:008:08:394
2677342991715,2cyclictest2687074-21kworker/u16:0+events_unbound07:44:414
2677342991715,2cyclictest1184838-21kworker/u16:1+events_unbound07:34:154
2677342991714,2cyclictest2903169-21kworker/u16:1+events_unbound10:16:184
2677342991712,2cyclictest2903169-21kworker/u16:1+flush-8:009:01:224
267735699167,7cyclictest0-21swapper/711:51:227
2677356991615,1cyclictest0-21swapper/711:31:307
2677356991612,3cyclictest1267-21snmpd12:08:407
267735699161,14cyclictest3406832-21ssh12:26:307
267735699161,14cyclictest3406832-21ssh12:26:307
267735199160,2cyclictest0-21swapper/608:11:316
2677346991615,1cyclictest0-21swapper/509:57:535
2677346991613,3cyclictest3360085-21kworker/u16:2+flush-8:012:16:465
2677346991612,3cyclictest3229467-21cat11:16:215
267734699160,15cyclictest3248081-21kthreadcore11:21:265
2677342991614,2cyclictest3289216-21kworker/u16:3+flush-8:012:01:484
2677342991614,2cyclictest3241616-21kworker/u16:2+events_unbound11:36:434
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional