You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-22 - 19:18
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot2.osadl.org (updated Thu Jan 22, 2026 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
141401221100,1sleep50-21swapper/510:27:475
16078732990,1sleep71607876-21cut11:57:337
15983102970,1sleep40-21swapper/411:52:334
13322202650,1sleep60-21swapper/609:57:266
97306626452,8sleep50-21swapper/507:02:175
98222926151,7sleep40-21swapper/407:06:014
97306725847,7sleep60-21swapper/607:02:186
98201825419,31sleep70-21swapper/707:02:597
982618995048,2cyclictest1169796-21kworker/u16:1+flush-8:009:02:294
982627994946,2cyclictest1308310-21smartctl09:47:307
982627994845,2cyclictest1558486-21hwlatdetect11:37:287
982627994442,1cyclictest1405974-21/usr/sbin/munin10:27:307
982627994338,4cyclictest1307037-21latency_hist09:47:137
982627994239,2cyclictest1434806-21kthreadcore10:42:317
982627994239,2cyclictest1364981-21ntpq10:07:427
982622994240,2cyclictest1557604-21kworker/u16:1+events_unbound12:17:436
982618994240,2cyclictest1252478-21kworker/u16:4+flush-8:010:07:454
982618994139,2cyclictest1267367-21kworker/u16:1+flush-8:009:27:464
982618994139,2cyclictest1063889-21kworker/u16:2+events_unbound08:42:434
982627994039,0cyclictest0-21swapper/710:22:317
982618994038,2cyclictest1289953-21kworker/u16:0+events_unbound10:13:164
982627993938,0cyclictest0-21swapper/712:16:197
982627993937,1cyclictest1218394-21diskmemload11:35:157
982627993933,5cyclictest1121879-21latency_hist08:17:147
982618993937,2cyclictest1473514-21kworker/u16:0+events_unbound11:16:084
982627993837,0cyclictest0-21swapper/711:01:037
982627993836,1cyclictest1218394-21diskmemload11:20:187
982627993836,1cyclictest0-21swapper/710:04:247
982618993836,2cyclictest1252478-21kworker/u16:4+flush-8:009:37:414
982618993836,2cyclictest1252478-21kworker/u16:4+flush-8:009:37:414
982627993736,0cyclictest0-21swapper/710:54:037
982627993736,0cyclictest0-21swapper/710:41:037
982627993736,0cyclictest0-21swapper/709:07:297
982627993734,2cyclictest1579698-21ssh11:43:477
982627993635,0cyclictest0-21swapper/712:06:397
982618993634,2cyclictest1517720-21kworker/u16:3+events_unbound11:19:044
14252822360,1chrt1425283-21kthreadcore10:32:387
982627993535,0cyclictest0-21swapper/709:21:487
982627993534,0cyclictest0-21swapper/711:57:047
982627993534,0cyclictest0-21swapper/709:34:197
982627993533,1cyclictest1494563-21ssh11:09:027
982618993533,2cyclictest1664694-21kworker/u16:0+events_unbound12:18:284
982618993532,2cyclictest1416684-21kworker/u16:1+events_unbound10:37:224
982627993433,1cyclictest0-21swapper/711:26:197
982627993433,0cyclictest0-21swapper/709:40:127
982627993433,0cyclictest0-21swapper/709:40:127
982627993433,0cyclictest0-21swapper/709:16:307
982618993432,2cyclictest1557604-21kworker/u16:1+flush-8:011:57:504
982618993432,2cyclictest1557604-21kworker/u16:1+flush-8:011:39:334
982618993432,2cyclictest1543555-21kworker/u16:3+events_unbound11:35:404
982618993432,2cyclictest1460151-21kworker/u16:2+events_unbound11:11:154
982618993432,2cyclictest1319359-21kworker/u16:2+events_unbound10:06:374
982618993432,2cyclictest1252478-21kworker/u16:4+flush-8:009:22:424
982618993432,2cyclictest1252478-21kworker/u16:4+events_unbound10:50:534
982618993432,2cyclictest1252478-21kworker/u16:4+events_unbound10:01:304
982618993432,2cyclictest1131715-21kworker/u16:0+flush-8:008:37:294
982627993333,0cyclictest0-21swapper/712:33:277
982627993332,1cyclictest0-21swapper/711:49:117
982627993332,0cyclictest0-21swapper/710:50:557
982627993331,1cyclictest1389983-21/usr/sbin/munin10:17:467
982627993331,1cyclictest1218394-21diskmemload09:30:507
982618993331,2cyclictest1582020-21kworker/u16:3+events_unbound12:23:044
982618993331,2cyclictest1303460-21kworker/u16:3+events_unbound09:46:534
982618993331,2cyclictest1289953-21kworker/u16:0+events_unbound10:27:224
982627993232,0cyclictest0-21swapper/709:56:267
982627993232,0cyclictest0-21swapper/709:22:557
982618993230,2cyclictest1557604-21kworker/u16:1+events_unbound12:33:004
982618993230,2cyclictest1416684-21kworker/u16:1+flush-8:011:02:484
982618993230,2cyclictest1416684-21kworker/u16:1+flush-8:011:02:484
982618993230,2cyclictest1252478-21kworker/u16:4+events_unbound09:56:284
982627993131,0cyclictest0-21swapper/712:21:077
982627993128,2cyclictest1641508-21ssh12:10:227
982618993129,2cyclictest1582020-21kworker/u16:3+events_unbound12:13:454
982618993129,2cyclictest1557604-21kworker/u16:1+events_unbound12:28:364
982618993129,2cyclictest1529812-21kworker/u16:0+events_unbound11:24:264
982618993129,2cyclictest1444526-21kworker/u16:3+events_unbound10:55:014
982618993129,2cyclictest1252478-21kworker/u16:4+events_unbound10:45:374
982618993129,2cyclictest1252478-21kworker/u16:4+events_unbound09:20:344
982618993129,2cyclictest1169796-21kworker/u16:1+events_unbound09:08:374
982618993129,2cyclictest1131715-21kworker/u16:0+events_unbound09:14:054
982627993029,0cyclictest0-21swapper/707:26:247
982627993027,2cyclictest1371898-21ssh10:12:347
98262799300,29cyclictest1343072-21ssh10:01:097
982621993028,2cyclictest1083119-21kworker/u16:1+events_unbound08:12:395
982618993028,2cyclictest963087-21kworker/u16:1+events_unbound07:14:434
982618993028,2cyclictest1557604-21kworker/u16:1+events_unbound11:45:344
982618993028,2cyclictest1460151-21kworker/u16:2+events_unbound11:30:374
982618993028,2cyclictest1131715-21kworker/u16:0+flush-8:008:47:414
982618993028,2cyclictest1131715-21kworker/u16:0+events_unbound08:34:564
982618993028,2cyclictest1083119-21kworker/u16:1+events_unbound08:25:554
982622992927,2cyclictest1557604-21kworker/u16:1+events_unbound11:48:056
982618992927,2cyclictest934933-21kworker/u16:3+events_unbound07:12:084
982618992927,2cyclictest1582020-21kworker/u16:3+events_unbound12:04:064
982618992927,2cyclictest1460151-21kworker/u16:2+events_unbound11:00:414
982618992927,2cyclictest1416684-21kworker/u16:1+flush-8:010:34:584
982618992927,2cyclictest1389334-21kworker/u16:1+events_unbound10:24:424
982618992927,2cyclictest1303460-21kworker/u16:3+flush-8:009:48:084
982618992927,2cyclictest1252478-21kworker/u16:4+events_unbound10:20:064
982618992927,2cyclictest1063889-21kworker/u16:2+events_unbound08:57:404
982618992927,2cyclictest1006054-21kworker/u16:0+events_unbound07:18:004
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional