You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-01 - 10:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Mon Jun 01, 2026 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3581142680,1sleep576-21ksoftirqd/520:02:155
24204424838,7sleep40-21swapper/419:05:184
6095772460,0sleep7609578-21sh22:02:057
242449994543,2cyclictest883921-21kworker/u16:2+events_unbound23:57:535
242449994442,2cyclictest597082-21kworker/u16:0+events_unbound22:27:245
242449994139,2cyclictest813785-21kworker/u16:1+events_unbound23:30:145
2335552393,30sleep70-21swapper/719:02:087
242459993532,2cyclictest786923-21ssh23:12:177
242449993533,2cyclictest729789-21kworker/u16:0+events_unbound23:19:025
9370602340,1chrt937058-21ssh00:21:257
242459993327,5cyclictest635-21systemd-journal22:26:527
242459993327,5cyclictest313384-21latency_hist19:41:527
242449993230,2cyclictest862165-21kworker/u16:0+events_unbound23:52:505
242449993230,2cyclictest476826-21kworker/u16:3+events_unbound22:05:035
242459993130,0cyclictest0-21swapper/719:27:077
242453993129,2cyclictest642739-21kworker/u16:1+events_unbound22:17:186
242449993129,2cyclictest883921-21kworker/u16:2+events_unbound00:21:015
242449993129,2cyclictest862165-21kworker/u16:0+events_unbound23:49:505
242449993129,2cyclictest693396-21kworker/u16:4+events_unbound23:03:025
242449993129,2cyclictest693396-21kworker/u16:4+events_unbound23:03:025
242449993129,2cyclictest693396-21kworker/u16:4+events_unbound22:57:025
242449993129,2cyclictest409190-21kworker/u16:1+events_unbound21:25:195
242459993029,0cyclictest0-21swapper/721:47:057
242459993029,0cyclictest0-21swapper/720:22:227
242449993028,2cyclictest729789-21kworker/u16:0+events_unbound23:16:375
242449993028,2cyclictest642739-21kworker/u16:1+events_unbound22:54:145
242449993028,2cyclictest536740-21kworker/u16:4+events_unbound21:38:035
242449993028,2cyclictest351364-21kworker/u16:2+events_unbound21:51:345
242459992923,5cyclictest657197-21latency_hist22:21:527
242449992927,2cyclictest883921-21kworker/u16:2+events_unbound00:32:015
242449992927,2cyclictest729789-21kworker/u16:0+events_unbound23:11:345
242449992927,2cyclictest351364-21kworker/u16:2+events_unbound21:36:395
242449992927,2cyclictest351364-21kworker/u16:2+events_unbound21:09:025
242449992926,2cyclictest476826-21kworker/u16:3+flush-8:021:41:535
242449992925,3cyclictest693396-21kworker/u16:4+events_unbound23:43:295
242449992925,3cyclictest693396-21kworker/u16:4+events_unbound23:43:295
242459992826,1cyclictest0-21swapper/721:37:187
242459992822,5cyclictest635-21systemd-journal23:46:517
242459992822,5cyclictest635-21systemd-journal23:46:517
242449992826,2cyclictest693396-21kworker/u16:4+events_unbound22:43:225
242449992826,2cyclictest409190-21kworker/u16:1+events_unbound21:20:515
242449992826,2cyclictest351364-21kworker/u16:2+flush-8:022:09:015
24197922817,8sleep50-21swapper/519:04:235
242459992726,0cyclictest0-21swapper/723:27:207
242459992726,0cyclictest0-21swapper/723:07:067
242459992726,0cyclictest0-21swapper/721:27:157
242459992725,1cyclictest0-21swapper/700:07:127
242449992726,1cyclictest790331-21kworker/u16:2+events_unbound23:26:195
242449992725,2cyclictest886169-21kworker/u16:3+events_unbound00:02:545
242449992725,2cyclictest883921-21kworker/u16:2+events_unbound00:25:305
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional