You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-23 - 14:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Thu Jul 23, 2026 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
324188625722,30sleep70-21swapper/707:05:187
324191125343,7sleep50-21swapper/507:05:405
324216724433,8sleep40-21swapper/407:09:164
3242485994338,4cyclictest3782966-21missed_timers11:09:457
3242485994337,5cyclictest3401422-21latency_hist08:29:237
3242485994136,4cyclictest3391719-21latency_hist08:24:227
3242476993937,2cyclictest3882298-21kworker/u16:4+flush-8:012:24:165
3242485993837,0cyclictest0-21swapper/710:46:507
3242485993735,1cyclictest3479204-21diskmemload11:18:017
324197723726,8sleep60-21swapper/607:06:386
3242485993633,2cyclictest3994825-21ssh12:38:497
3242485993534,0cyclictest0-21swapper/711:38:307
3242476993431,2cyclictest3449118-21kworker/u16:2+flush-8:010:29:415
3242485993332,0cyclictest0-21swapper/712:03:467
3242485993331,1cyclictest3540372-21ssh09:33:497
3242485993329,2cyclictest3588407-21ssh09:51:557
3242485993231,0cyclictest0-21swapper/712:21:207
3242485993231,0cyclictest0-21swapper/710:02:507
3242485993231,0cyclictest0-21swapper/709:11:347
3242485993231,0cyclictest0-21swapper/707:44:467
3242485993230,1cyclictest3479204-21diskmemload09:57:187
3242485993230,1cyclictest0-21swapper/712:17:257
3242476993230,2cyclictest3919345-21kworker/u16:1+flush-8:012:19:175
3242476993230,2cyclictest3449118-21kworker/u16:2+flush-8:010:24:575
3242485993130,0cyclictest0-21swapper/710:36:337
3242485993129,1cyclictest0-21swapper/711:20:137
3242485993029,0cyclictest0-21swapper/707:09:377
3242485993028,1cyclictest0-21swapper/710:15:347
3242485992928,0cyclictest0-21swapper/711:58:327
3242485992928,0cyclictest0-21swapper/710:30:187
3242485992927,1cyclictest3479204-21diskmemload10:51:537
3242476992927,2cyclictest3808459-21kworker/u16:0+flush-8:011:49:465
3242485992827,0cyclictest0-21swapper/710:44:147
3242485992827,0cyclictest0-21swapper/709:35:587
3242476992826,2cyclictest3401664-21kworker/u16:3+events_unbound09:16:495
3242476992825,2cyclictest3562217-21kworker/u16:3+flush-8:009:59:295
3242485992726,0cyclictest0-21swapper/712:28:247
3242485992726,0cyclictest0-21swapper/711:07:257
3242485992726,0cyclictest0-21swapper/711:07:257
3242485992726,0cyclictest0-21swapper/710:07:537
3242485992726,0cyclictest0-21swapper/709:28:267
3242485992725,1cyclictest3920102-21ssh12:06:547
3242485992725,1cyclictest3858101-21ssh11:40:417
3242485992721,5cyclictest648-21systemd-journal07:24:227
3242485992721,5cyclictest3343197-21latency_hist07:59:237
3242476992726,1cyclictest3515696-21kworker/u16:1+events_unbound09:26:585
3242476992725,2cyclictest3449118-21kworker/u16:2+flush-8:010:46:585
3242485992625,0cyclictest0-21swapper/712:10:547
3242485992625,0cyclictest0-21swapper/711:28:147
3242485992624,1cyclictest3638434-21ssh10:13:297
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional