You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 15:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Thu Dec 04, 2025 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1938810996663,2cyclictest2235413-21kworker/u16:1+flush-8:018:02:436
193842125747,7sleep50-21swapper/515:21:505
193843425320,29sleep70-21swapper/715:22:007
193841125343,7sleep40-21swapper/415:21:414
1938802994744,2cyclictest2499758-21kworker/u16:2+events_unbound20:46:104
1938802994644,2cyclictest2195203-21kworker/u16:4+events_unbound17:55:104
1938813994540,4cyclictest2296240-21latency_hist18:17:437
1938810994542,2cyclictest2548506-21kworker/u16:5+flush-8:020:42:436
192889324434,7sleep60-21swapper/615:17:506
193881399430,41cyclictest589235-21systemd-journal16:57:437
1938802994341,2cyclictest2386977-21kworker/u16:4+flush-8:019:13:584
1938804994240,2cyclictest2386977-21kworker/u16:4+events_unbound19:49:105
1938804994240,2cyclictest2083836-21kworker/u16:2+events_unbound17:04:315
1938804994139,2cyclictest2386977-21kworker/u16:4+flush-8:019:54:055
1938804994139,2cyclictest2124648-21kworker/u16:0+flush-8:017:18:475
1938804994139,2cyclictest2124648-21kworker/u16:0+flush-8:017:18:475
1938804994139,2cyclictest1982716-21kworker/u16:3+events_unbound16:26:075
1938802994038,2cyclictest2386977-21kworker/u16:4+events_unbound20:04:054
1938802993836,2cyclictest1948489-21kworker/u16:1+events_unbound15:44:064
1938802993735,2cyclictest2346742-21kworker/u16:2+flush-8:019:23:074
1938802993735,2cyclictest2083836-21kworker/u16:2+events_unbound17:09:104
1938802993735,2cyclictest2083836-21kworker/u16:2+events_unbound16:48:534
1938802993735,2cyclictest1982716-21kworker/u16:3+flush-8:016:39:064
1938802993735,2cyclictest1982716-21kworker/u16:3+flush-8:016:39:064
1938813993632,3cyclictest2023500-21sh16:02:437
1938813993631,4cyclictest2477987-21latency_hist19:47:437
193881399360,34cyclictest589235-21systemd-journal19:41:087
1938804993634,2cyclictest2365983-21kworker/u16:0+events_unbound19:22:105
1938810993532,2cyclictest2286134-21kworker/u16:4+events_unbound18:17:586
1938804993533,2cyclictest2346742-21kworker/u16:2+events_unbound19:29:025
1938804993533,2cyclictest2124648-21kworker/u16:0+events_unbound17:01:105
1938804993533,2cyclictest2083836-21kworker/u16:2+events_unbound17:27:115
1938804993533,2cyclictest2083836-21kworker/u16:2+events_unbound17:27:115
1938802993533,2cyclictest2271160-21kworker/u16:3+events_unbound18:36:344
1938802993533,2cyclictest2093236-21kworker/u16:5+events_unbound16:58:144
1938813993429,4cyclictest2094175-21latency_hist16:37:437
1938813993416,17cyclictest0-21swapper/720:23:077
1938810993431,2cyclictest2499758-21kworker/u16:2+flush-8:020:02:436
1938804993432,2cyclictest1948489-21kworker/u16:1+flush-8:016:07:075
1938813993328,4cyclictest2407333-21latency_hist19:12:437
1938802993331,2cyclictest2386977-21kworker/u16:4+events_unbound20:14:054
1938802993331,2cyclictest2286134-21kworker/u16:4+events_unbound18:19:434
1938802993331,2cyclictest2093236-21kworker/u16:5+events_unbound16:56:094
1938804993229,2cyclictest2346742-21kworker/u16:2+flush-8:019:22:455
1938802993230,2cyclictest2447668-21kworker/u16:3+events_unbound19:43:184
1938802993230,2cyclictest2365983-21kworker/u16:0+events_unbound19:10:094
1938802993230,2cyclictest2271160-21kworker/u16:3+flush-8:018:11:364
1938802993230,2cyclictest2271160-21kworker/u16:3+flush-8:018:11:364
1938802993230,2cyclictest2255085-21kworker/u16:2+events_unbound18:06:284
1938802993229,3cyclictest2271160-21kworker/u16:3+events_unbound18:56:474
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional