You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-14 - 07:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Tue Apr 14, 2026 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
63921125949,7sleep60-21swapper/618:57:386
639797995753,3cyclictest710435-21kworker/u16:2+flush-8:020:11:495
63945625545,7sleep50-21swapper/519:01:065
639793995351,2cyclictest1135156-21kworker/u16:4+events_unbound23:31:484
63945525343,7sleep40-21swapper/419:01:054
639807995046,2cyclictest1207987-21/usr/sbin/munin23:21:497
639807994643,2cyclictest124-21kswapd023:06:497
639797994440,3cyclictest956979-21kworker/u16:4+flush-8:021:51:495
6369552443,34sleep70-21swapper/718:57:157
639807994035,4cyclictest872946-21latency_hist21:01:497
639793994039,1cyclictest1028454-21kworker/u16:0+events_unbound22:58:404
639793994038,2cyclictest1135156-21kworker/u16:4+flush-8:023:16:494
639797993937,2cyclictest863361-21kworker/u16:2+flush-8:021:16:445
639797993935,3cyclictest1028454-21kworker/u16:0+flush-8:022:22:085
639807993834,2cyclictest1277132-21sed23:47:197
639807993833,4cyclictest1052333-21latency_hist22:16:497
639805993735,2cyclictest992561-21kworker/u16:2+events_unbound22:41:446
639805993735,2cyclictest739447-21kworker/u16:0+events_unbound19:52:046
639797993735,2cyclictest1028454-21kworker/u16:0+flush-8:023:27:115
639793993735,2cyclictest4131780-21kworker/u16:5+events_unbound19:07:134
639805993432,2cyclictest739447-21kworker/u16:0+events_unbound20:17:036
639805993432,2cyclictest739447-21kworker/u16:0+events_unbound20:17:036
639797993432,2cyclictest992561-21kworker/u16:2+events_unbound23:02:035
10165082330,1chrt0-21swapper/422:01:494
639793993229,3cyclictest956589-21kworker/u16:1+flush-8:022:46:444
639807993029,0cyclictest0-21swapper/720:17:117
639807993029,0cyclictest0-21swapper/720:17:117
63980799290,27cyclictest650-21systemd-journal20:46:497
639805992927,2cyclictest1240909-21kworker/u16:5+events_unbound23:46:436
639797992927,2cyclictest921110-21kworker/u16:3+flush-8:021:26:445
639807992823,4cyclictest650-21systemd-journal22:46:507
639805992826,2cyclictest806406-21kworker/u16:1+events_unbound20:37:196
639797992826,2cyclictest739447-21kworker/u16:0+events_unbound20:17:135
639797992826,2cyclictest739447-21kworker/u16:0+events_unbound20:17:135
639807992722,4cyclictest863348-21latency_hist20:56:497
639797992725,2cyclictest992561-21kworker/u16:2+flush-8:023:17:205
639793992725,2cyclictest1281054-21kworker/u16:3+flush-8:023:56:444
639793992724,3cyclictest610129-21kworker/u16:2+flush-8:019:06:504
639797992624,2cyclictest992561-21kworker/u16:2+flush-8:022:32:125
639797992624,2cyclictest1314116-21kworker/u16:1+flush-8:000:21:445
639793992623,2cyclictest710435-21kworker/u16:2+flush-8:020:32:204
9476722250,1sleep4947673-21kthreadcore21:32:084
639807992523,1cyclictest0-21swapper/719:47:087
639807992521,3cyclictest1372413-21ntpq00:27:167
639805992523,2cyclictest992561-21kworker/u16:2+events_unbound22:58:446
639805992422,2cyclictest806406-21kworker/u16:1+events_unbound21:11:056
639805992422,2cyclictest4131780-21kworker/u16:5+events_unbound19:06:556
639805992422,2cyclictest1253570-21kworker/u16:1+events_unbound23:40:516
639797992422,2cyclictest956979-21kworker/u16:4+flush-8:021:46:445
639805992321,2cyclictest956979-21kworker/u16:4+events_unbound21:57:406
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional