You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-22 - 15:22
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Wed Jul 22, 2026 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
163188025318,30sleep70-21swapper/707:09:157
22312662500,0sleep72231269-21cut11:34:467
163168924232,7sleep60-21swapper/607:06:336
23740912410,0sleep72374090-21if_err_p4p112:34:417
163166023726,8sleep40-21swapper/407:06:074
1632163993531,3cyclictest2224890-21kworker/u16:0+flush-8:011:34:204
163173723424,7sleep50-21swapper/507:07:125
1632172993332,0cyclictest0-21swapper/708:19:267
1632172993332,0cyclictest0-21swapper/708:19:267
1632172993130,0cyclictest0-21swapper/710:51:457
19541512300,1sleep60-21swapper/609:42:256
1632172993029,0cyclictest0-21swapper/712:13:117
1632163992826,2cyclictest1868840-21kworker/u16:4+events_unbound09:34:564
1632168992721,3cyclictest1801177-21awk08:34:266
1632163992725,2cyclictest2224890-21kworker/u16:0+flush-8:011:45:124
1632163992722,4cyclictest1762284-21latency_hist08:14:264
1632172992622,2cyclictest2275703-21perl11:54:427
1632166992624,2cyclictest2040584-21kworker/u16:2+events_unbound10:29:405
1632163992624,2cyclictest2126917-21kworker/u16:2+flush-8:010:59:214
1632163992624,2cyclictest1811256-21kworker/u16:0+flush-8:009:14:204
1632163992623,2cyclictest2296542-21kworker/u16:3+flush-8:012:16:154
1632172992524,0cyclictest0-21swapper/711:51:237
1632166992521,3cyclictest1907231-21diskstats09:24:435
1632163992523,2cyclictest1889288-21kworker/u16:2+flush-8:009:29:564
23783622240,0sleep50-21swapper/512:34:475
1632172992423,0cyclictest0-21swapper/710:01:237
1632172992423,0cyclictest0-21swapper/709:51:397
1632172992423,0cyclictest0-21swapper/708:54:217
1632172992423,0cyclictest0-21swapper/708:26:407
1632172992423,0cyclictest0-21swapper/707:56:137
1632172992422,1cyclictest2200259-21ssh11:23:187
1632166992422,2cyclictest2026948-21kworker/u16:1+flush-8:012:04:475
1632163992422,2cyclictest1942269-21kworker/u16:0+flush-8:010:00:254
1632163992421,2cyclictest1771959-21kworker/u16:4+flush-8:008:19:524
1632172992322,0cyclictest0-21swapper/711:00:467
1632172992322,0cyclictest0-21swapper/709:19:147
1632172992322,0cyclictest0-21swapper/709:03:447
1632172992320,2cyclictest2297644-21sh12:02:007
1632166992321,2cyclictest2113795-21kworker/u16:0+flush-8:011:18:235
1632163992321,2cyclictest2040584-21kworker/u16:2+events_unbound10:46:534
1632172992221,0cyclictest0-21swapper/712:32:147
1632172992221,0cyclictest0-21swapper/711:49:227
1632172992219,2cyclictest2043103-21kthreadcore10:19:447
1632172992219,2cyclictest2043103-21kthreadcore10:19:447
1632166992217,4cyclictest1752558-21latency_hist08:09:265
1632163992220,2cyclictest2026948-21kworker/u16:1+flush-8:010:39:524
1632163992220,2cyclictest1868840-21kworker/u16:4+events_unbound09:55:004
1632163992220,2cyclictest1712722-21kworker/u16:1+flush-8:008:34:424
1632172992120,0cyclictest0-21swapper/707:19:547
1632172992119,1cyclictest0-21swapper/710:05:377
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional