You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-24 - 23:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Wed Jun 24, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2958792980,1sleep7295880-21ssh10:32:377
2958792980,1sleep7295880-21ssh10:32:377
404147025139,8sleep40-21swapper/407:08:424
404126924939,7sleep50-21swapper/507:05:545
404140424510,30sleep70-21swapper/707:07:497
4041816994439,4cyclictest494555-21latency_hist11:54:317
4041816994439,4cyclictest494555-21latency_hist11:54:317
4041813993836,2cyclictest306878-21kworker/u16:4+flush-8:011:51:146
4041813993836,2cyclictest306878-21kworker/u16:4+flush-8:011:51:146
4041813993835,2cyclictest4191960-21kworker/u16:1+events_unbound10:29:346
4041813993835,2cyclictest4191960-21kworker/u16:1+events_unbound10:29:346
4041813993734,2cyclictest507396-21kworker/u16:0+flush-8:012:09:096
4041805993735,2cyclictest38679-21kworker/u16:3+events_unbound09:45:264
4041813993634,2cyclictest507396-21kworker/u16:0+events_unbound12:18:416
4041813993533,2cyclictest4191960-21kworker/u16:1+events_unbound12:03:546
4041813993533,2cyclictest4191960-21kworker/u16:1+events_unbound09:18:346
4041813993533,2cyclictest331716-21kworker/u16:5+flush-8:011:30:456
4041813993533,2cyclictest331716-21kworker/u16:5+events_unbound11:39:056
4041813993533,2cyclictest306878-21kworker/u16:4+events_unbound10:58:146
4041805993533,2cyclictest306878-21kworker/u16:4+events_unbound12:32:454
4041805993533,2cyclictest306878-21kworker/u16:4+events_unbound12:32:454
4041805993533,2cyclictest173612-21kworker/u16:0+events_unbound10:35:014
4041805993532,2cyclictest4093574-21kworker/u16:4+flush-8:007:39:474
4041816993428,5cyclictest650-21systemd-journal11:09:317
404181699340,32cyclictest358773-21latency_hist10:59:327
4041813993432,2cyclictest4191960-21kworker/u16:1+events_unbound12:12:406
4041813993432,2cyclictest4191960-21kworker/u16:1+events_unbound11:56:056
4041813993432,2cyclictest4191960-21kworker/u16:1+events_unbound10:40:496
4041813993432,2cyclictest173612-21kworker/u16:0+flush-8:010:34:576
4041813993432,2cyclictest148894-21kworker/u16:2+events_unbound09:41:476
4041805993432,2cyclictest235064-21kworker/u16:3+events_unbound10:15:574
4041805993432,2cyclictest173612-21kworker/u16:0+flush-8:010:22:294
4041805993432,2cyclictest148894-21kworker/u16:2+events_unbound10:29:054
4041813993331,2cyclictest581103-21kworker/u16:3+events_unbound12:36:056
4041813993331,2cyclictest55918-21kworker/u16:0+events_unbound09:32:546
4041813993331,2cyclictest4191960-21kworker/u16:1+flush-8:012:23:506
4041813993331,2cyclictest4191960-21kworker/u16:1+flush-8:011:07:536
4041813993331,2cyclictest4191960-21kworker/u16:1+events_unbound10:05:226
4041813993331,2cyclictest306878-21kworker/u16:4+flush-8:011:45:566
4041813993331,2cyclictest173612-21kworker/u16:0+events_unbound10:12:386
4041805993331,2cyclictest507396-21kworker/u16:0+events_unbound12:21:534
4041805993331,2cyclictest445379-21kworker/u16:2+events_unbound11:57:094
4041805993331,2cyclictest4022170-21kworker/u16:3+events_unbound07:29:334
404140323323,7sleep60-21swapper/607:07:486
4041813993230,2cyclictest55918-21kworker/u16:0+events_unbound09:27:106
4041813993230,2cyclictest4191960-21kworker/u16:1+flush-8:011:12:506
4041813993230,2cyclictest4191960-21kworker/u16:1+flush-8:011:12:506
4041813993230,2cyclictest306878-21kworker/u16:4+flush-8:011:21:226
4041805993230,2cyclictest55918-21kworker/u16:0+events_unbound09:25:584
4041805993230,2cyclictest55918-21kworker/u16:0+events_unbound09:10:064
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional