You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-19 - 13:19
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Sun Apr 19, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20888742470,0sleep72088875-21sh10:52:167
21625802420,0sleep72162581-21sh11:23:027
1600025994236,5cyclictest635-21systemd-journal10:49:417
1600025994236,5cyclictest635-21systemd-journal10:49:417
1600011994239,2cyclictest2163284-21kworker/u16:1+flush-8:011:54:464
15905782404,30sleep70-21swapper/707:04:527
1600020993937,2cyclictest1768024-21kworker/u16:2+events_unbound09:11:396
1600025993836,1cyclictest1833980-21diskmemload09:38:397
1600025993835,2cyclictest1931504-21munin-run09:49:417
1600020993836,2cyclictest1944000-21kworker/u16:3+events_unbound10:12:556
1600020993835,2cyclictest2102562-21kworker/u16:3+events_unbound12:34:426
1600020993735,2cyclictest2163284-21kworker/u16:1+events_unbound11:24:246
1600020993735,2cyclictest1930924-21kworker/u16:0+events_unbound09:58:356
1600020993735,2cyclictest1916820-21kworker/u16:2+events_unbound09:44:366
1600020993734,2cyclictest2029410-21kworker/u16:1+flush-8:010:44:406
159966023711,7sleep50-21swapper/507:08:515
1600025993635,0cyclictest0-21swapper/710:14:407
1600025993635,0cyclictest0-21swapper/709:21:357
1600025993635,0cyclictest0-21swapper/709:21:357
1600020993634,2cyclictest2237116-21kworker/u16:0+events_unbound12:16:146
1600020993634,2cyclictest1669653-21kworker/u16:4+events_unbound10:02:006
1600025993534,0cyclictest0-21swapper/711:54:077
1600025993534,0cyclictest0-21swapper/710:33:007
1600025993533,1cyclictest0-21swapper/711:57:557
1600025993531,3cyclictest2321070-21sh12:27:477
1600020993533,2cyclictest2249256-21kworker/u16:4+events_unbound12:32:356
1600020993533,2cyclictest2249256-21kworker/u16:4+events_unbound12:29:356
1600020993533,2cyclictest2102562-21kworker/u16:3+events_unbound11:34:386
1600020993533,2cyclictest2089397-21kworker/u16:1+events_unbound11:05:446
1600020993533,2cyclictest2014536-21kworker/u16:2+events_unbound10:48:486
1600020993533,2cyclictest2014536-21kworker/u16:2+events_unbound10:48:486
1600020993533,2cyclictest1956364-21kworker/u16:1+events_unbound10:17:156
1600025993433,0cyclictest0-21swapper/710:27:327
1600025993432,1cyclictest2004123-21ssh10:18:357
1600020993432,2cyclictest2102562-21kworker/u16:3+events_unbound12:06:556
1600020993432,2cyclictest2102562-21kworker/u16:3+events_unbound11:38:276
1600020993432,2cyclictest2069783-21kworker/u16:0+events_unbound10:58:116
1600020993432,2cyclictest1916820-21kworker/u16:2+events_unbound09:47:116
1600020993432,2cyclictest1858306-21kworker/u16:1+events_unbound09:51:196
1600020993432,2cyclictest1856000-21kworker/u16:0+events_unbound09:33:466
1600020993432,2cyclictest1824131-21kworker/u16:3+events_unbound09:21:396
1600020993432,2cyclictest1824131-21kworker/u16:3+events_unbound09:21:396
1600020993432,2cyclictest1669653-21kworker/u16:4+events_unbound10:38:076
159972123424,7sleep60-21swapper/607:09:406
1600025993332,0cyclictest0-21swapper/712:20:307
1600025993332,0cyclictest0-21swapper/712:15:357
1600025993332,0cyclictest0-21swapper/712:00:597
1600025993332,0cyclictest0-21swapper/711:46:387
1600025993332,0cyclictest0-21swapper/709:57:157
1600025993329,3cyclictest1025-21runrttasks08:23:037
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional