You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-08 - 03:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Sun Mar 08, 2026 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
300915125848,7sleep50-21swapper/519:01:575
3009596995350,2cyclictest3338295-21kworker/u16:3+flush-8:022:19:164
3009596995350,2cyclictest3338295-21kworker/u16:3+flush-8:022:19:164
3009604994846,2cyclictest3457454-21kworker/u16:0+flush-8:022:49:456
3009604994139,2cyclictest3552538-21kworker/u16:3+events_unbound00:28:466
3009604994139,2cyclictest3338295-21kworker/u16:3+events_unbound22:09:026
3009604994038,2cyclictest3457498-21kworker/u16:5+events_unbound22:37:466
3009604994038,2cyclictest3457454-21kworker/u16:0+events_unbound00:06:336
30001122403,31sleep70-21swapper/718:59:187
3009604993937,2cyclictest3457454-21kworker/u16:0+events_unbound23:40:436
3009604993937,2cyclictest3408477-21kworker/u16:1+events_unbound22:56:066
3009604993937,2cyclictest3338295-21kworker/u16:3+events_unbound22:27:546
300929823929,7sleep40-21swapper/419:04:044
3009608993833,4cyclictest3445143-21latency_hist22:29:167
3009604993836,2cyclictest3648358-21kworker/u16:2+events_unbound00:23:106
3009604993836,2cyclictest3600604-21kworker/u16:2+events_unbound23:35:426
3009604993836,2cyclictest3538771-21kworker/u16:1+events_unbound23:08:586
3009604993836,2cyclictest3408477-21kworker/u16:1+events_unbound22:48:506
3009604993836,2cyclictest3290261-21kworker/u16:1+events_unbound21:45:536
3009596993835,2cyclictest3648358-21kworker/u16:2+flush-8:000:24:264
3009596993835,2cyclictest3090021-21kworker/u16:4+flush-8:021:19:174
3009604993735,2cyclictest3552538-21kworker/u16:3+events_unbound23:51:016
3009604993735,2cyclictest3266771-21kworker/u16:2+events_unbound21:52:106
3009604993735,2cyclictest3223837-21kworker/u16:0+events_unbound22:03:186
3009604993735,2cyclictest3223837-21kworker/u16:0+events_unbound21:54:586
3009604993634,2cyclictest3648358-21kworker/u16:2+events_unbound00:03:536
3009604993634,2cyclictest3526817-21kworker/u16:2+events_unbound23:15:376
3009604993634,2cyclictest3223837-21kworker/u16:0+events_unbound21:30:186
3009604993634,2cyclictest3223837-21kworker/u16:0+events_unbound21:13:426
300902923625,8sleep60-21swapper/619:00:136
3009608993530,4cyclictest3242569-21latency_hist21:04:167
3009604993533,2cyclictest3671806-21kworker/u16:5+events_unbound00:12:376
3009604993533,2cyclictest3552538-21kworker/u16:3+flush-8:023:56:186
3009604993533,2cyclictest3552538-21kworker/u16:3+events_unbound00:32:096
3009604993533,2cyclictest3538771-21kworker/u16:1+events_unbound23:27:576
3009604993533,2cyclictest3371855-21kworker/u16:6+events_unbound22:10:016
3009596993532,2cyclictest3526817-21kworker/u16:2+flush-8:023:14:374
3009596993531,3cyclictest3457454-21kworker/u16:0+flush-8:022:39:364
300960899340,32cyclictest650-21systemd-journal20:19:167
300960899340,32cyclictest650-21systemd-journal20:19:167
3009604993432,2cyclictest3538771-21kworker/u16:1+events_unbound23:13:106
3009604993432,2cyclictest3457498-21kworker/u16:5+flush-8:022:40:016
3009604993432,2cyclictest3338295-21kworker/u16:3+events_unbound22:23:166
3009596993432,2cyclictest3090021-21kworker/u16:4+flush-8:021:05:184
3009596993431,2cyclictest3648358-21kworker/u16:2+flush-8:000:29:214
3009608993330,2cyclictest3587769-21ssh23:28:157
3009604993331,2cyclictest3290261-21kworker/u16:1+events_unbound21:38:316
3009604993331,2cyclictest3290261-21kworker/u16:1+events_unbound21:38:316
3009604993331,2cyclictest3223837-21kworker/u16:0+events_unbound22:15:116
3009604993331,2cyclictest3223837-21kworker/u16:0+events_unbound22:15:116
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional