You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-11 - 05:35
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot2.osadl.org (updated Thu Dec 11, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3134249997064,5cyclictest3632171-21latency_hist07:27:177
3134249996358,4cyclictest3501056-21latency_hist06:22:177
313380426150,7sleep40-21swapper/403:20:464
3134249995449,4cyclictest3682551-21latency_hist07:52:177
313365325419,30sleep70-21swapper/703:18:417
3134249995047,2cyclictest3792427-21ntpq08:42:427
3134236994845,2cyclictest3134463-21kworker/u16:3+events_unbound03:42:444
3134243994644,1cyclictest3134463-21kworker/u16:3+events_unbound04:07:335
3134236994643,2cyclictest3623314-21kworker/u16:0+events_unbound08:37:324
313373624636,7sleep50-21swapper/503:19:515
313384424535,7sleep60-21swapper/603:21:206
3134249994439,4cyclictest3410304-21latency_hist05:37:177
3134236994341,2cyclictest3309248-21kworker/u16:1+flush-8:005:07:464
3134236994340,3cyclictest3208487-21kworker/u16:1+flush-8:004:12:494
36643802420,1sleep73664378-21cut07:42:347
3134245994239,2cyclictest3732378-21kworker/u16:5+flush-8:008:37:176
3134236994239,2cyclictest3561740-21kworker/u16:1+flush-8:007:12:434
3134249994039,0cyclictest0-21swapper/704:22:337
3134249994039,0cyclictest0-21swapper/704:20:407
3134236994037,2cyclictest3460463-21kworker/u16:4+flush-8:006:42:334
3134236993937,2cyclictest3623314-21kworker/u16:0+flush-8:007:42:414
3134236993937,2cyclictest3623314-21kworker/u16:0+events_unbound07:52:454
3134236993937,2cyclictest3349474-21kworker/u16:0+flush-8:005:27:494
3134249993833,3cyclictest3389109-21ntpq05:22:437
3134249993833,3cyclictest3389109-21ntpq05:22:437
3134249993832,5cyclictest589235-21systemd-journal05:02:187
3134249993832,5cyclictest3601955-21latency_hist07:12:177
3134249993735,1cyclictest0-21swapper/704:02:447
3134236993735,2cyclictest3732378-21kworker/u16:5+events_unbound08:36:144
3134236993735,2cyclictest3379773-21kworker/u16:1+events_unbound05:35:424
3134249993633,2cyclictest3379051-21ntp_offset05:17:437
3134249993633,2cyclictest3379051-21ntp_offset05:17:437
3134249993630,5cyclictest3309441-21latency_hist04:47:187
3134236993533,2cyclictest3440278-21kworker/u16:3+flush-8:006:02:344
3134236993533,2cyclictest3349474-21kworker/u16:0+events_unbound05:45:454
3134236993533,2cyclictest3208716-21kworker/u16:2+flush-8:004:02:454
3134236993533,2cyclictest3134463-21kworker/u16:3+flush-8:004:00:524
3134236993533,2cyclictest3134463-21kworker/u16:3+events_unbound03:51:284
3134249993433,0cyclictest0-21swapper/705:14:437
3134249993429,4cyclictest3531310-21latency_hist06:37:187
3134236993432,2cyclictest3481284-21kworker/u16:1+events_unbound06:35:514
3134236993432,2cyclictest3349474-21kworker/u16:0+events_unbound06:08:284
3134236993432,2cyclictest3349474-21kworker/u16:0+events_unbound06:08:284
3134249993332,0cyclictest0-21swapper/703:53:257
3134249993332,0cyclictest0-21swapper/703:53:257
3134249993328,4cyclictest3480892-21latency_hist06:12:177
3134249993328,4cyclictest3480892-21latency_hist06:12:177
3134236993331,2cyclictest3623314-21kworker/u16:0+events_unbound07:27:214
3134236993331,2cyclictest3541231-21kworker/u16:0+events_unbound06:49:444
3134236993331,2cyclictest3168170-21kworker/u16:1+events_unbound03:40:534
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional