You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 00:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Sun May 04, 2025 12:44:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30769862249207,14sleep80-21swapper/807:07:118
3077856992480,247cyclictest3180394-21kworker/u20:2+efi_rts_wq09:45:145
30768412244221,15sleep20-21swapper/207:06:242
30775182241221,13sleep70-21swapper/707:09:517
3077859992400,239cyclictest3170238-21kworker/u20:5+efi_rts_wq09:40:176
3077854992400,239cyclictest3266531-21kworker/u20:2+efi_rts_wq12:15:124
30768772239216,15sleep40-21swapper/407:06:354
30774192238215,15sleep50-21swapper/507:09:185
3077854992370,236cyclictest3177080-21kworker/u20:0+efi_rts_wq09:50:154
3077849992370,236cyclictest3117413-21kworker/u20:2+efi_rts_wq08:20:143
30774002236216,13sleep10-21swapper/107:09:141
3077866992350,234cyclictest3240056-21kworker/u20:1+efi_rts_wq11:25:128
3077859992350,234cyclictest3137295-21kworker/u20:0+efi_rts_wq09:20:146
3077854992350,234cyclictest3044479-21kworker/u20:1+efi_rts_wq07:20:154
30769002235214,14sleep00-21swapper/007:06:430
30767802235214,14sleep90-21swapper/907:06:119
3077842992340,233cyclictest3184227-21kworker/u20:1+efi_rts_wq09:55:161
3077866992330,231cyclictest3193653-21kworker/u20:3+efi_rts_wq11:15:138
30747492233212,14sleep30-21swapper/307:05:153
3077842992320,231cyclictest3240056-21kworker/u20:1+efi_rts_wq12:35:131
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional