You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-04 - 21:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot4s.osadl.org (updated Sat Jul 04, 2026 00:46:15)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2408692368347,13sleep80-21swapper/819:06:5014
2409852364323,14sleep70-21swapper/719:08:2613
2408242363324,32sleep90-21swapper/919:06:1915
2410422358317,14sleep60-21swapper/619:09:1412
2409182354315,13sleep00-21swapper/019:07:310
2410782353333,12sleep40-21swapper/419:09:4410
2410922352332,13sleep120-21swapper/1219:09:524
2409882352343,6sleep100-21swapper/1019:08:282
2407932352331,14sleep150-21swapper/1519:05:527
2408972349331,12sleep20-21swapper/219:07:168
2410192347326,13sleep10-21swapper/119:08:531
2408722347329,12sleep110-21swapper/1119:06:533
2410702346326,13sleep130-21swapper/1319:09:375
2408642346327,13sleep30-21swapper/319:06:459
2376372346326,13sleep50-21swapper/519:05:1111
2376272340319,14sleep140-21swapper/1419:05:046
241533994241,1cyclictest385539-21kworker/u32:0+events_unbound22:15:151
24153699409,28cyclictest368345-21kworker/u32:3+events_unbound21:40:008
24157399393,12cyclictest321909-21latency_hist20:44:596
241561993938,1cyclictest249039-21kworker/u32:4+flush-259:019:45:182
241533993938,1cyclictest332723-21kworker/u32:1+flush-259:021:10:251
241536993533,1cyclictest572704-21kworker/u32:1+events_unbound00:25:188
241554993434,0cyclictest0-21swapper/821:12:3214
241554993433,1cyclictest385539-21kworker/u32:0+events_unbound21:45:1714
24157099330,32cyclictest0-21swapper/1322:44:425
241554993333,0cyclictest0-21swapper/821:57:3214
241554993326,4cyclictest0-21swapper/820:12:4214
241549993332,1cyclictest341546-21kworker/u32:4+flush-259:021:20:1512
241549993332,1cyclictest341546-21kworker/u32:4+flush-259:021:20:1412
24153699330,32cyclictest0-21swapper/223:20:438
24153699330,30cyclictest502447-21ssh23:13:188
241575993230,1cyclictest1774-21snmpd21:09:357
24157599320,31cyclictest0-21swapper/1523:48:327
24157599320,1cyclictest0-21swapper/1519:38:157
24157399327,14cyclictest0-21swapper/1420:55:586
241554993232,0cyclictest0-21swapper/823:53:0014
241554993232,0cyclictest0-21swapper/823:04:0514
241554993232,0cyclictest0-21swapper/822:56:0514
241554993232,0cyclictest0-21swapper/822:20:4114
241554993232,0cyclictest0-21swapper/822:17:4014
241543993230,2cyclictest1774-21snmpd21:39:3710
241536993228,3cyclictest782-21systemd-journal21:02:208
241536993228,2cyclictest782-21systemd-journal23:50:488
24153699320,29cyclictest0-21swapper/223:45:558
24153699320,29cyclictest0-21swapper/222:29:378
24153699320,29cyclictest0-21swapper/222:14:368
24153699320,29cyclictest0-21swapper/222:06:218
24153699320,29cyclictest0-21swapper/221:41:598
24153699320,29cyclictest0-21swapper/221:25:508
24153699320,29cyclictest0-21swapper/221:25:498
24153699320,29cyclictest0-21swapper/220:21:498
24153699320,29cyclictest0-21swapper/219:14:308
24153699320,29cyclictest0-21swapper/200:24:388
241533993230,2cyclictest303467-21nodev-device-ev20:20:151
24157599310,31cyclictest0-21swapper/1500:25:457
24157599310,30cyclictest0-21swapper/1521:36:497
24157399317,13cyclictest0-21swapper/1423:40:426
24157399317,13cyclictest0-21swapper/1423:18:446
24157399317,13cyclictest0-21swapper/1422:34:486
24157399317,13cyclictest0-21swapper/1421:17:566
241573993129,2cyclictest279601-21kworker/u32:5+flush-259:020:10:166
24156699310,28cyclictest0-21swapper/1200:35:144
24156699310,28cyclictest0-21swapper/1200:35:134
24155999310,30cyclictest0-21swapper/919:10:1615
24155999310,28cyclictest0-21swapper/920:05:1415
241554993131,0cyclictest0-21swapper/823:58:3114
241554993131,0cyclictest0-21swapper/822:01:4214
241554993131,0cyclictest0-21swapper/821:24:0414
241554993131,0cyclictest0-21swapper/821:24:0414
241554993131,0cyclictest0-21swapper/800:32:1314
241554993131,0cyclictest0-21swapper/800:32:1314
241554993131,0cyclictest0-21swapper/800:05:1414
241554993130,1cyclictest0-21swapper/823:22:4514
241551993130,1cyclictest1774-21snmpd00:26:0913
24154399310,30cyclictest0-21swapper/421:01:4810
241536993127,2cyclictest782-21systemd-journal23:31:378
241536993127,2cyclictest782-21systemd-journal22:58:558
24153699310,30cyclictest0-21swapper/219:47:528
24153699310,30cyclictest0-21swapper/219:27:098
24153699310,29cyclictest0-21swapper/220:46:298
24153699310,29cyclictest0-21swapper/219:30:238
24153699310,28cyclictest0-21swapper/220:53:128
241575993027,3cyclictest1774-21snmpd00:13:247
24157599300,29cyclictest0-21swapper/1500:22:337
24157399306,13cyclictest0-21swapper/1421:39:546
241573993029,1cyclictest492935-21cat23:05:156
241573993029,1cyclictest1774-21snmpd23:47:056
241573993028,1cyclictest1774-21snmpd22:01:146
24157399300,30cyclictest0-21swapper/1422:45:446
24157399300,30cyclictest0-21swapper/1420:26:256
24157399300,1cyclictest0-21swapper/1421:20:156
24157399300,1cyclictest0-21swapper/1421:20:146
241570993029,1cyclictest1774-21snmpd22:57:325
241570993029,1cyclictest1774-21snmpd21:30:195
241570993029,1cyclictest1774-21snmpd20:57:065
24157099300,27cyclictest0-21swapper/1322:25:145
24156699300,30cyclictest0-21swapper/1221:05:034
24156699300,30cyclictest0-21swapper/1219:16:204
24156699300,29cyclictest0-21swapper/1200:10:154
24156699300,1cyclictest0-21swapper/1221:42:254
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional