You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-31 - 18:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot4s.osadl.org (updated Tue Mar 31, 2026 00:46:17)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
37277702382323,14sleep70-21swapper/719:09:1913
37277652380373,5sleep40-21swapper/419:09:1510
37277152378358,13sleep50-21swapper/519:08:4511
37274632372332,13sleep90-21swapper/919:05:3515
37275902370331,13sleep30-21swapper/319:07:059
37277282369350,12sleep00-21swapper/019:08:560
37277592367327,14sleep150-21swapper/1519:09:117
37277882363324,31sleep60-21swapper/619:09:3412
37276392357341,10sleep120-21swapper/1219:07:474
37274722357351,4sleep10-21swapper/119:05:431
37276382356337,13sleep110-21swapper/1119:07:453
37276882355335,13sleep140-21swapper/1419:08:226
37276652354334,13sleep100-21swapper/1019:08:002
37276822353334,12sleep80-21swapper/819:08:1614
37276682353333,13sleep130-21swapper/1319:08:045
37275032351331,13sleep20-21swapper/219:06:008
3728289994014,25cyclictest1484476-21gmain21:53:186
372828699346,28cyclictest0-21swapper/1323:20:365
3728277993432,2cyclictest0-21swapper/1019:10:152
3728248993434,0cyclictest0-21swapper/022:03:420
372828999320,29cyclictest0-21swapper/1400:00:156
3728286993232,0cyclictest0-21swapper/1321:45:435
3728269993232,0cyclictest0-21swapper/723:01:0813
3728269993232,0cyclictest0-21swapper/719:20:5213
372828999317,13cyclictest0-21swapper/1423:43:086
372828999317,13cyclictest0-21swapper/1423:43:076
3728283993130,1cyclictest1774-21snmpd00:12:484
372828399310,30cyclictest0-21swapper/1223:37:024
372828399310,30cyclictest0-21swapper/1223:37:014
372828099310,30cyclictest3940218-21ssh22:32:573
3728277993131,0cyclictest3895036-21kworker/10:2+events22:40:092
3728277993130,1cyclictest3987033-21kworker/10:1+events23:43:272
3728277993130,1cyclictest3987033-21kworker/10:1+events23:43:262
3728277993130,1cyclictest3887730-21kworker/10:0+events22:14:172
3728277993130,1cyclictest1774-21snmpd20:12:122
372827799310,1cyclictest0-21swapper/1000:35:152
372827599310,30cyclictest0-21swapper/920:47:3715
3728271993130,1cyclictest1774-21snmpd00:23:4514
3728266993130,1cyclictest1774-21snmpd23:39:2012
3728266993130,1cyclictest1774-21snmpd23:39:2012
372825999310,30cyclictest0-21swapper/422:53:5810
3728256993130,1cyclictest4048977-21nodev-device-ev23:55:209
3728254993130,1cyclictest1774-21snmpd21:39:298
3728254993130,1cyclictest1774-21snmpd00:36:068
372825499310,30cyclictest0-21swapper/222:03:508
372825099310,30cyclictest0-21swapper/120:00:411
372825099310,30cyclictest0-21swapper/100:35:401
372825099310,30cyclictest0-21swapper/100:25:091
3728248993131,0cyclictest0-21swapper/023:38:130
3728248993131,0cyclictest0-21swapper/023:38:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional