You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-30 - 11:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot5.osadl.org (updated Sun Nov 30, 2025 00:43:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17196829956413,29cyclictest0-21swapper/321:28:329
17197279954423,521cyclictest0-21swapper/1422:47:326
17197119954422,521cyclictest0-21swapper/1021:56:322
1719689995411,37cyclictest70-21ksoftirqd/520:23:3211
1719727995297,521cyclictest0-21swapper/1419:22:326
17196739950437,27cyclictest0-21swapper/120:07:321
1719731994975,492cyclictest0-21swapper/1522:38:327
1719725994943,27cyclictest0-21swapper/1322:38:325
171969799487486,1cyclictest1889140-21kworker/7:0+i915-unordered22:38:3213
171969799481478,2cyclictest1736746-21kworker/7:1+i915-unordered19:41:3213
171967899480478,2cyclictest0-21swapper/200:17:328
17196829947726,30cyclictest0-21swapper/322:48:169
171967899476474,1cyclictest1854593-21kworker/2:2+i915-unordered21:56:328
171969799475474,1cyclictest1851819-21kworker/7:1+i915-unordered22:03:3213
17196829947526,29cyclictest0-21swapper/322:06:169
17196829947522,30cyclictest0-21swapper/322:55:329
17197219947022,28cyclictest0-21swapper/1220:50:554
17197219946921,29cyclictest0-21swapper/1223:58:554
17197319946721,30cyclictest0-21swapper/1523:20:327
17197319946721,29cyclictest0-21swapper/1522:18:167
171969799466465,1cyclictest1864255-21kworker/7:0+i915-unordered22:16:3213
171971599464464,0cyclictest0-21swapper/1100:12:323
171967899464464,0cyclictest0-21swapper/219:56:328
17197319946319,30cyclictest0-21swapper/1520:57:547
171971599462460,2cyclictest1835259-21kworker/11:0+i915-unordered21:28:323
171969799461459,2cyclictest1818947-21kworker/7:1+i915-unordered21:05:3213
171972599460460,0cyclictest1782026-21kworker/13:1+i915-unordered20:23:325
171970399460459,1cyclictest77250irq/159-i91519:22:3215
171970399459458,1cyclictest77250irq/159-i91519:56:3215
1719725994570,457cyclictest0-21swapper/1300:25:325
1719725994570,457cyclictest0-21swapper/1300:25:325
1719682994575,30cyclictest0-21swapper/322:44:179
1719670994579,29cyclictest0-21swapper/022:00:160
171967899456455,1cyclictest0-21swapper/223:56:328
17197319945510,30cyclictest0-21swapper/1519:41:327
171969799455453,2cyclictest1794443-21kworker/7:2+i915-unordered20:38:3213
171968999453452,1cyclictest77250irq/159-i91522:11:3211
1719721994520,1cyclictest0-21swapper/1219:45:284
171968999451451,0cyclictest77250irq/159-i91522:40:3211
1719711994500,30cyclictest0-21swapper/1019:59:562
1719682994500,30cyclictest0-21swapper/321:08:169
1719703994490,448cyclictest0-21swapper/922:16:1815
171968999449449,0cyclictest77250irq/159-i91522:05:3211
17197119944726,420cyclictest0-21swapper/1000:31:542
17197119944726,420cyclictest0-21swapper/1000:31:542
171970399447446,1cyclictest77250irq/159-i91520:02:3215
171968999447446,1cyclictest77250irq/159-i91522:03:3211
17196829944724,420cyclictest0-21swapper/300:29:159
17196829944724,420cyclictest0-21swapper/300:29:159
17197119944624,421cyclictest0-21swapper/1022:01:542
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional