You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 01:00

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot7s.osadl.org (updated Sun May 04, 2025 00:43:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
328397211970,21sleep10-21swapper/119:05:371
328664211868,22sleep00-21swapper/019:09:050
328731211367,38sleep30-21swapper/319:09:563
328423211265,19sleep20-21swapper/219:05:582
32890199928,42cyclictest0-21swapper/022:55:240
328907992624,2cyclictest342178-21memory19:40:242
32890199260,25cyclictest0-21swapper/022:17:180
32890199260,25cyclictest0-21swapper/020:52:060
32890199260,25cyclictest0-21swapper/000:16:190
32890799256,1cyclictest0-21swapper/219:11:122
32890799240,16cyclictest354148-21ntpq20:10:162
32890399240,15cyclictest0-21swapper/123:56:241
32890199240,16cyclictest0-21swapper/023:36:030
32890799207,1cyclictest0-21swapper/221:02:332
32890799199,10cyclictest0-21swapper/220:52:572
32890799185,13cyclictest0-21swapper/222:51:302
328907991815,2cyclictest1051-21snmpd22:26:052
32890799180,17cyclictest0-21swapper/223:25:112
32890199180,17cyclictest0-21swapper/023:10:050
32890199180,17cyclictest0-21swapper/021:49:250
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional