You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-04 - 02:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8s.osadl.org (updated Thu Dec 04, 2025 00:44:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
275991890,62ptp4l0-21swapper/119:07:511
928126654,10sleep50-21swapper/519:08:097
926026554,9sleep100-21swapper/1019:07:502
938226453,9sleep110-21swapper/1119:09:403
939126352,9sleep70-21swapper/719:09:489
610026251,9sleep00-21swapper/019:05:040
922626049,9sleep40-21swapper/419:07:196
35592600,0sleep90-21swapper/921:05:1411
925625951,6sleep60-21swapper/619:07:468
9790993224,8cyclictest0-21swapper/1023:25:222
979099240,1cyclictest0-21swapper/1021:20:182
976399242,9cyclictest0-21swapper/400:35:006
976399242,9cyclictest0-21swapper/400:35:006
976399212,15cyclictest0-21swapper/420:20:006
976399212,14cyclictest0-21swapper/422:35:006
152002210,0sleep8621rcuc/823:25:1610
317102200,0chrt31709-21ls21:00:1311
20402200,0sleep70-21swapper/723:50:189
979699191,17cyclictest0-21swapper/1123:05:173
978699183,8cyclictest0-21swapper/919:30:0111
978699182,8cyclictest0-21swapper/923:30:0011
75012180,0sleep110-21swapper/1121:50:213
143482180,0sleep9681rcuc/900:05:2211
979099179,8cyclictest0-21swapper/1021:45:242
978699173,8cyclictest0-21swapper/922:05:0011
978199174,8cyclictest0-21swapper/821:55:2310
977799174,8cyclictest0-21swapper/700:30:249
977799174,8cyclictest0-21swapper/700:30:249
977799173,9cyclictest0-21swapper/722:40:009
977799173,8cyclictest0-21swapper/720:50:019
977799173,8cyclictest0-21swapper/720:30:019
977299172,9cyclictest0-21swapper/622:50:248
975999174,7cyclictest0-21swapper/320:30:015
975499173,9cyclictest0-21swapper/223:40:004
975099174,8cyclictest0-21swapper/123:15:001
275991170,0ptp4l0-21swapper/119:45:241
110992170,0sleep90-21swapper/922:40:0011
979699161,3cyclictest0-21swapper/1119:35:183
979699160,16cyclictest0-21swapper/1122:10:203
978699163,8cyclictest0-21swapper/920:25:0111
978199162,8cyclictest0-21swapper/800:30:0010
978199162,8cyclictest0-21swapper/800:30:0010
977799163,8cyclictest0-21swapper/719:35:019
977799162,9cyclictest0-21swapper/720:25:019
977799162,9cyclictest0-21swapper/719:40:019
977299162,7cyclictest0-21swapper/622:20:008
976899163,7cyclictest0-21swapper/523:25:007
975999163,7cyclictest0-21swapper/323:51:545
975999161,9cyclictest0-21swapper/321:55:005
975499163,7cyclictest0-21swapper/200:00:264
975099163,8cyclictest0-21swapper/123:19:591
975099162,8cyclictest0-21swapper/123:35:261
975099161,2cyclictest0-21swapper/119:15:181
61082167,7sleep80-21swapper/819:05:1210
275991160,0ptp4l0-21swapper/122:35:121
275991160,0ptp4l0-21swapper/122:05:251
181632160,0sleep80-21swapper/822:45:2410
978699153,7cyclictest0-21swapper/922:45:0011
978699152,7cyclictest0-21swapper/922:10:0011
977799153,7cyclictest0-21swapper/719:55:019
977299153,8cyclictest0-21swapper/622:10:008
977299153,7cyclictest0-21swapper/620:55:008
977299152,7cyclictest0-21swapper/619:35:018
976899153,8cyclictest0-21swapper/523:00:007
975999153,7cyclictest0-21swapper/320:20:015
975999152,8cyclictest0-21swapper/320:05:265
975499153,8cyclictest0-21swapper/222:54:594
975499152,8cyclictest0-21swapper/223:05:004
975499152,8cyclictest0-21swapper/222:15:004
975099153,6cyclictest0-21swapper/100:30:011
975099153,6cyclictest0-21swapper/100:30:011
277972150,0sleep90-21swapper/919:30:1511
275991150,2ptp4l31467-21entropy23:05:141
275991150,2ptp4l28308-21latency_hist22:20:001
275991150,1ptp4l2821-21proc_pri20:20:231
275991150,0ptp4l0-21swapper/121:50:181
275991150,0ptp4l0-21swapper/120:40:151
210872150,0sleep30-21swapper/323:35:005
979099142,7cyclictest0-21swapper/1023:30:232
978199142,8cyclictest0-21swapper/823:55:0110
978199142,7cyclictest0-21swapper/822:00:2310
9781991410,3cyclictest0-21swapper/820:30:1710
977799142,7cyclictest0-21swapper/721:45:009
977799142,7cyclictest0-21swapper/721:35:249
977799142,7cyclictest0-21swapper/700:05:019
977299144,6cyclictest0-21swapper/621:30:008
977299142,8cyclictest0-21swapper/622:50:008
976399142,8cyclictest0-21swapper/421:15:006
975999143,7cyclictest0-21swapper/320:45:015
975999143,7cyclictest0-21swapper/319:45:015
975999142,7cyclictest0-21swapper/323:15:245
975999142,7cyclictest0-21swapper/321:45:005
975999142,7cyclictest0-21swapper/321:30:255
975999142,7cyclictest0-21swapper/320:50:015
975499142,8cyclictest0-21swapper/222:00:004
975499142,8cyclictest0-21swapper/200:15:004
975099143,7cyclictest0-21swapper/121:30:001
975099143,6cyclictest0-21swapper/100:40:011
975099143,6cyclictest0-21swapper/100:40:011
975099142,6cyclictest0-21swapper/123:55:241
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional