You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-28 - 09:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8s.osadl.org (updated Sat Mar 28, 2026 00:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2834911150,59ptp4l0-21swapper/119:09:411
940801070,102rtkit-daemon0-21swapper/519:08:597
309926957,10sleep70-21swapper/719:07:349
3231526856,9sleep110-21swapper/1119:05:133
306326755,10sleep00-21swapper/019:07:030
310926654,10sleep40-21swapper/419:07:446
296726554,9sleep60-21swapper/619:05:458
302926453,9sleep100-21swapper/1019:06:372
24722530,0sleep80-21swapper/821:10:2210
32692410,0sleep70-21swapper/721:12:109
362599254,16cyclictest0-21swapper/421:45:006
362599243,16cyclictest0-21swapper/400:00:006
364599230,1cyclictest0-21swapper/819:15:0010
362599222,6cyclictest0-21swapper/421:05:006
365499200,1cyclictest0-21swapper/1022:50:232
362599202,6cyclictest0-21swapper/419:45:006
361099195,9cyclictest0-21swapper/120:45:001
361099183,9cyclictest0-21swapper/121:55:011
361099183,9cyclictest0-21swapper/119:10:221
361099182,10cyclictest0-21swapper/119:30:001
3659991713,2cyclictest0-21swapper/1121:45:163
364199172,12cyclictest11610-21kworker/u24:023:40:019
361599173,9cyclictest0-21swapper/200:35:244
30712177,7sleep80-21swapper/819:07:1110
283491170,0ptp4l0-21swapper/121:55:171
283491170,0ptp4l0-21swapper/120:30:151
283491170,0ptp4l0-21swapper/119:20:191
283491170,0ptp4l0-21swapper/100:25:191
365999163,8cyclictest0-21swapper/1120:50:013
365999163,8cyclictest0-21swapper/1100:25:003
364199163,7cyclictest0-21swapper/721:40:009
363599163,7cyclictest0-21swapper/622:55:018
361599163,9cyclictest0-21swapper/200:05:004
361599162,9cyclictest0-21swapper/222:10:004
361099163,8cyclictest0-21swapper/100:40:001
361099162,8cyclictest0-21swapper/122:25:011
361099162,8cyclictest0-21swapper/122:25:011
283491160,0ptp4l0-21swapper/123:35:141
283491160,0ptp4l0-21swapper/121:15:371
365999153,7cyclictest0-21swapper/1122:31:543
365999153,7cyclictest0-21swapper/1122:31:533
364199153,7cyclictest0-21swapper/700:20:009
3641991513,1cyclictest0-21swapper/721:05:019
363599150,9cyclictest0-21swapper/620:35:008
363199150,3cyclictest0-21swapper/520:50:157
362599150,2cyclictest0-21swapper/419:15:166
361599153,9cyclictest0-21swapper/222:40:204
361599153,9cyclictest0-21swapper/221:55:004
361599153,8cyclictest0-21swapper/222:20:014
361599153,8cyclictest0-21swapper/222:20:014
361599152,9cyclictest0-21swapper/222:15:004
361599152,9cyclictest0-21swapper/222:15:004
361599152,9cyclictest0-21swapper/221:50:004
361599152,9cyclictest0-21swapper/220:50:014
361099153,7cyclictest0-21swapper/120:00:001
361099151,10cyclictest0-21swapper/121:25:011
360699153,7cyclictest0-21swapper/020:30:000
283491150,1ptp4l21-21ksoftirqd/123:00:181
283491150,1ptp4l21-21ksoftirqd/120:50:131
283491150,1ptp4l21-21ksoftirqd/100:15:121
283491150,0ptp4l0-21swapper/123:40:161
283491150,0ptp4l0-21swapper/123:30:251
283491150,0ptp4l0-21swapper/121:14:411
364199143,6cyclictest0-21swapper/720:25:009
364199142,8cyclictest0-21swapper/700:30:019
363599143,7cyclictest0-21swapper/621:15:008
363599142,7cyclictest0-21swapper/623:15:018
363599141,8cyclictest0-21swapper/623:30:008
363599141,8cyclictest0-21swapper/620:55:248
363199143,7cyclictest0-21swapper/519:50:007
3631991411,2cyclictest24909-21perl23:05:147
362599142,7cyclictest0-21swapper/422:05:016
361599143,7cyclictest0-21swapper/219:25:004
361099143,6cyclictest0-21swapper/120:05:011
361099142,7cyclictest0-21swapper/123:25:001
361099141,9cyclictest0-21swapper/119:30:001
361099140,9cyclictest0-21swapper/122:25:011
361099140,9cyclictest0-21swapper/122:25:001
360699142,7cyclictest0-21swapper/000:30:010
283491140,1ptp4l21-21ksoftirqd/120:47:101
283491140,0ptp4l0-21swapper/123:50:181
283491140,0ptp4l0-21swapper/123:15:001
283491140,0ptp4l0-21swapper/122:45:201
283491140,0ptp4l0-21swapper/100:02:101
365999132,7cyclictest0-21swapper/1119:20:243
364599135,5cyclictest0-21swapper/823:30:0010
364599130,8cyclictest0-21swapper/823:40:0110
364599130,7cyclictest0-21swapper/819:24:5610
364199132,7cyclictest0-21swapper/723:00:239
364199132,7cyclictest0-21swapper/719:35:009
364199130,12cyclictest0-21swapper/722:55:009
363599132,7cyclictest0-21swapper/622:05:248
363599132,6cyclictest0-21swapper/619:40:008
363599130,12cyclictest28742-21awk22:30:018
363599130,12cyclictest28742-21awk22:30:008
363199133,7cyclictest0-21swapper/520:45:007
363199132,7cyclictest0-21swapper/520:35:007
363199132,7cyclictest0-21swapper/519:55:017
362199130,1cyclictest0-21swapper/300:25:135
361099133,6cyclictest0-21swapper/119:20:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional