You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-13 - 02:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8s.osadl.org (updated Thu Nov 13, 2025 00:44:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
94980910,85rtkit-daemon0-21swapper/619:06:128
275991910,80ptp4l0-21swapper/119:07:421
2205026654,10sleep50-21swapper/519:06:267
2221726554,9sleep100-21swapper/1019:08:542
1915526351,9sleep70-21swapper/719:05:159
1899126352,9sleep00-21swapper/019:05:070
98602620,0sleep10-21swapper/120:15:151
2213826251,9sleep110-21swapper/1119:07:433
112502600,0sleep30-21swapper/321:40:165
2197725948,9sleep40-21swapper/419:05:356
177472570,0sleep30-21swapper/323:10:265
2267099183,8cyclictest0-21swapper/323:45:005
121642180,0sleep70-21swapper/700:30:149
46332170,0sleep110-21swapper/1119:25:203
275991170,2ptp4l21-21ksoftirqd/123:25:251
2270999170,16cyclictest0-21swapper/1100:30:183
2270099173,8cyclictest0-21swapper/921:50:2611
22675991713,2cyclictest0-21swapper/421:00:166
275991160,1ptp4l21-21ksoftirqd/123:50:161
275991160,1ptp4l21-21ksoftirqd/123:05:271
275991160,0ptp4l0-21swapper/120:00:171
275991160,0ptp4l0-21swapper/100:00:191
275991160,0ptp4l0-21swapper/100:00:181
22709991612,3cyclictest0-21swapper/1120:05:173
2268099161,9cyclictest0-21swapper/522:25:017
275991150,6ptp4l0-21swapper/123:30:251
275991150,1ptp4l21-21ksoftirqd/122:16:351
275991150,1ptp4l21-21ksoftirqd/122:05:161
275991150,1ptp4l21-21ksoftirqd/120:25:301
2270999153,7cyclictest0-21swapper/1123:50:003
2270999152,8cyclictest0-21swapper/1119:35:013
2270099152,8cyclictest0-21swapper/922:10:2611
2270099150,2cyclictest10912-21expr21:40:1311
2267099153,8cyclictest0-21swapper/320:15:005
2267099153,7cyclictest0-21swapper/322:06:285
2267099153,7cyclictest0-21swapper/321:10:005
2267099153,7cyclictest0-21swapper/319:20:015
2267099152,8cyclictest0-21swapper/319:55:015
275991140,1ptp4l21-21ksoftirqd/100:10:161
275991140,1ptp4l21-21ksoftirqd/100:10:151
275991140,1ptp4l21-21ksoftirqd/100:07:541
275991140,1ptp4l21-21ksoftirqd/100:07:541
275991140,0ptp4l0-21swapper/122:05:001
275991140,0ptp4l0-21swapper/121:25:261
2270099142,7cyclictest0-21swapper/920:20:0011
2270099142,7cyclictest0-21swapper/900:35:0011
2270099140,4cyclictest235551cpuspeed_turbos21:15:1111
2269199143,6cyclictest0-21swapper/723:45:009
2269199142,7cyclictest0-21swapper/721:20:259
2269199141,8cyclictest0-21swapper/723:55:009
2267599141,8cyclictest0-21swapper/419:30:016
2267099143,7cyclictest0-21swapper/323:10:005
2267099142,8cyclictest0-21swapper/300:00:005
2267099141,9cyclictest18233-21kworker/u24:220:40:015
2267099141,7cyclictest0-21swapper/321:15:005
2266099143,7cyclictest0-21swapper/121:20:001
2266099142,7cyclictest0-21swapper/123:25:001
221502140,0sleep10-21swapper/119:50:011
47292130,0sleep90-21swapper/922:55:1811
275991130,1ptp4l21-21ksoftirqd/122:40:131
275991130,1ptp4l21-21ksoftirqd/122:28:191
275991130,1ptp4l21-21ksoftirqd/100:35:161
275991130,0ptp4l0-21swapper/122:45:281
275991130,0ptp4l0-21swapper/122:35:211
2270999133,6cyclictest0-21swapper/1121:45:003
2270999132,7cyclictest0-21swapper/1121:55:253
2270999132,6cyclictest0-21swapper/1100:15:003
2270999132,6cyclictest0-21swapper/1100:15:003
2270499132,7cyclictest0-21swapper/1000:10:002
2270499132,7cyclictest0-21swapper/1000:10:002
2270099132,7cyclictest0-21swapper/922:10:0011
2270099132,6cyclictest0-21swapper/923:20:0111
2270099131,8cyclictest18233-21kworker/u24:222:50:0011
2270099130,2cyclictest3057-21unixbench_singl00:15:2411
2270099130,2cyclictest3057-21unixbench_singl00:15:2411
2269199132,7cyclictest0-21swapper/720:05:019
2269199131,7cyclictest0-21swapper/719:35:019
2268599135,5cyclictest0-21swapper/621:40:018
2268599134,6cyclictest0-21swapper/619:45:018
2268599133,6cyclictest0-21swapper/619:30:028
22675991310,2cyclictest23519-21turbostat22:40:006
184062130,0sleep40-21swapper/421:05:246
275991120,4ptp4l21-21ksoftirqd/122:20:161
275991120,3ptp4l21306-21latency_hist21:55:011
275991120,2ptp4l5272-21perl00:20:161
275991120,2ptp4l5272-21perl00:20:161
275991120,2ptp4l401-21fw_forwarded_lo19:20:171
275991120,1ptp4l21-21ksoftirqd/122:10:201
275991120,1ptp4l21-21ksoftirqd/120:30:151
275991120,0ptp4l0-21swapper/122:50:161
275991120,0ptp4l0-21swapper/122:34:561
275991120,0ptp4l0-21swapper/121:35:201
275991120,0ptp4l0-21swapper/120:45:181
275991120,0ptp4l0-21swapper/120:45:001
26762120,0sleep60-21swapper/621:30:178
2270999121,7cyclictest0-21swapper/1123:25:003
2270099121,7cyclictest0-21swapper/921:00:2511
2270099121,7cyclictest0-21swapper/900:05:0111
2270099121,7cyclictest0-21swapper/900:05:0011
2270099120,5cyclictest17790-21unixbench_singl23:10:2511
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional