You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot8s.osadl.org (updated Fri May 02, 2025 00:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
94980950,89rtkit-daemon0-21swapper/419:05:496
275991920,83ptp4l0-21swapper/119:07:041
734326554,9sleep100-21swapper/1019:09:282
733126554,9sleep110-21swapper/1119:09:173
730126553,10sleep70-21swapper/719:08:499
729426554,9sleep00-21swapper/019:08:420
618926451,10sleep50-21swapper/519:05:217
713825948,9sleep60-21swapper/619:06:238
45592590,0sleep10-21swapper/120:25:261
255452580,0sleep10-21swapper/123:45:001
116932560,0sleep50-21swapper/521:20:007
201022550,0sleep90-21swapper/923:35:1911
777499342,27cyclictest0-21swapper/421:35:006
777499233,6cyclictest0-21swapper/421:30:006
779899223,9cyclictest0-21swapper/921:00:0111
780299190,1cyclictest0-21swapper/1022:00:242
777499193,12cyclictest0-21swapper/423:15:006
776599193,10cyclictest0-21swapper/222:50:004
776599183,10cyclictest0-21swapper/221:20:004
776599183,10cyclictest0-21swapper/220:40:004
776199183,9cyclictest0-21swapper/100:05:001
779899173,8cyclictest0-21swapper/919:20:0111
779399172,8cyclictest0-21swapper/820:30:0110
778999172,8cyclictest0-21swapper/723:39:599
275991170,2ptp4l30413-21fw_conntrack22:25:161
275991170,0ptp4l0-21swapper/119:20:121
779899163,11cyclictest0-21swapper/920:30:0111
779399164,8cyclictest0-21swapper/819:30:0110
779399162,9cyclictest0-21swapper/820:50:0110
778999163,8cyclictest0-21swapper/720:40:019
777999162,8cyclictest0-21swapper/521:30:007
776599163,8cyclictest0-21swapper/222:24:594
776599163,7cyclictest0-21swapper/200:20:274
7765991612,3cyclictest0-21swapper/223:15:184
775699163,8cyclictest0-21swapper/020:40:010
775699163,7cyclictest0-21swapper/023:50:010
275991160,1ptp4l21-21ksoftirqd/122:15:261
275991160,1ptp4l21-21ksoftirqd/120:30:251
275991160,0ptp4l0-21swapper/121:10:261
190422160,0sleep40-21swapper/423:35:146
779899153,8cyclictest0-21swapper/923:30:0011
779399153,7cyclictest0-21swapper/800:30:0010
779399152,8cyclictest0-21swapper/822:50:0010
779399150,9cyclictest0-21swapper/819:15:0110
779399150,8cyclictest0-21swapper/821:40:0010
777999154,8cyclictest12684-21kworker/u24:220:05:017
776599153,8cyclictest0-21swapper/223:20:274
776199153,7cyclictest0-21swapper/123:15:001
776199152,8cyclictest0-21swapper/122:05:001
275991150,1ptp4l21-21ksoftirqd/123:20:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional