You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-22 - 15:08
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack1slot1.osadl.org (updated Sun Mar 22, 2026 12:45:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
297742232158,24sleep00-21swapper/007:07:200
297722201161,26sleep30-21swapper/307:07:193
297462200160,25sleep20-21swapper/207:06:582
299062196157,26sleep10-21swapper/107:09:021
211812680,0sleep00-21swapper/011:52:250
248382590,0sleep30-21swapper/309:51:553
286712180,0sleep20-21swapper/212:01:432
188802170,1sleep218875-21cpuspeed_turbos11:50:132
30099991413,1cyclictest28-21ksoftirqd/209:15:422
275402140,0sleep10-21swapper/111:19:531
203122140,0sleep00-21swapper/009:04:020
203122140,0sleep00-21swapper/009:04:020
30075991311,1cyclictest9-21ksoftirqd/008:40:000
3011199128,4cyclictest35-21ksoftirqd/308:35:003
30099991211,0cyclictest28-21ksoftirqd/209:25:362
3009999120,11cyclictest0-21swapper/208:00:192
3007599129,2cyclictest9-21ksoftirqd/008:10:000
30075991211,1cyclictest9-21ksoftirqd/009:40:000
3009999119,1cyclictest28-21ksoftirqd/210:55:132
30099991110,1cyclictest28-21ksoftirqd/212:05:112
30099991110,1cyclictest28-21ksoftirqd/211:45:002
30099991110,1cyclictest28-21ksoftirqd/211:45:002
30099991110,1cyclictest28-21ksoftirqd/210:10:112
3009999110,1cyclictest0-21swapper/210:00:202
3007599119,1cyclictest9-21ksoftirqd/010:55:120
3007599118,1cyclictest9-21ksoftirqd/008:00:000
3007599113,4cyclictest29973-21sed12:05:000
30075991110,1cyclictest9-21ksoftirqd/011:15:110
3009999109,1cyclictest28-21ksoftirqd/212:00:002
3009999109,0cyclictest0-21swapper/211:18:032
3009999108,1cyclictest28-21ksoftirqd/210:25:002
3007599109,1cyclictest9-21ksoftirqd/011:25:010
19832100,0sleep00-21swapper/007:15:180
301119990,6cyclictest0-21swapper/309:22:313
300999999,0cyclictest28-21ksoftirqd/212:17:072
300999999,0cyclictest28-21ksoftirqd/210:20:182
300999998,1cyclictest28-21ksoftirqd/212:20:112
300999998,1cyclictest28-21ksoftirqd/210:37:082
300999998,1cyclictest28-21ksoftirqd/209:35:132
300999994,4cyclictest13394-21kworker/2:111:10:162
300759998,1cyclictest9-21ksoftirqd/011:45:000
300759998,1cyclictest9-21ksoftirqd/011:45:000
300759995,2cyclictest294-21systemd-udevd11:09:080
301119986,1cyclictest707-21snmpd12:15:143
301119986,1cyclictest707-21snmpd09:17:153
301119986,1cyclictest707-21snmpd09:08:213
301119986,1cyclictest707-21snmpd08:00:043
301119985,0cyclictest22765-21diskmemload12:11:043
301119984,3cyclictest22765-21diskmemload11:43:293
301119984,3cyclictest22765-21diskmemload11:43:283
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional