You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-10 - 15:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack1slot1.osadl.org (updated Sun May 10, 2026 12:45:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
305532218158,47sleep10-21swapper/107:08:141
306612217153,22sleep30-21swapper/307:09:363
304102200160,25sleep20-21swapper/207:06:222
305522197158,24sleep00-21swapper/007:08:130
86232570,0sleep30-21swapper/311:40:173
94522180,1sleep121-21ksoftirqd/108:40:131
30796991412,1cyclictest16740-21egrep08:55:143
30796991310,2cyclictest8282-21gzip09:30:183
30796991310,2cyclictest16358-21sensors_temp11:50:193
30796991310,2cyclictest12734-21tail08:45:163
3077499134,4cyclictest0-21swapper/009:40:000
3079699129,2cyclictest26667-21switchtime08:05:203
3079699124,7cyclictest11558-21awk11:00:203
3079699123,8cyclictest23418-21diskmemload09:50:143
30774991210,1cyclictest9-21ksoftirqd/012:05:000
30774991210,1cyclictest6302-21ssh11:37:410
3079699119,1cyclictest8060-21users07:25:213
3079699119,1cyclictest23418-21diskmemload09:13:573
3079699119,1cyclictest0-21swapper/310:00:153
3079699118,2cyclictest2050-21memory10:05:173
3079699116,4cyclictest7489-21sendmail_mailqu10:55:213
30796991110,1cyclictest5175-21apt-get12:20:113
30796991110,1cyclictest3405-21ssh12:15:553
30796991110,1cyclictest31245-21rt-features08:15:203
30796991110,1cyclictest0-21swapper/310:15:133
3079699111,9cyclictest18931-21ssh12:37:263
3079699111,9cyclictest17408-21ssh09:43:303
3079699111,5cyclictest0-21swapper/307:15:113
3079699111,1cyclictest6441-21ssh11:38:043
30787991110,1cyclictest28-21ksoftirqd/211:45:002
3077499118,2cyclictest9-21ksoftirqd/011:50:150
3077499113,4cyclictest4530-21perf10:10:000
3077499112,4cyclictest21101-21sed09:05:000
30774991110,1cyclictest9-21ksoftirqd/010:40:010
30774991110,1cyclictest9-21ksoftirqd/009:30:000
3079699109,1cyclictest0-21swapper/311:17:423
3079699109,1cyclictest0-21swapper/310:35:133
3079699109,1cyclictest0-21swapper/309:25:133
3079699108,2cyclictest0-21swapper/308:00:133
3079699103,6cyclictest465-21mailstats09:20:193
3079699103,6cyclictest0-21swapper/309:45:563
3078799100,1cyclictest0-21swapper/212:05:502
3077499109,1cyclictest9-21ksoftirqd/011:35:010
3077499109,1cyclictest9-21ksoftirqd/009:50:010
3077499108,1cyclictest9-21ksoftirqd/009:45:010
3077499108,1cyclictest9-21ksoftirqd/009:20:140
307969999,0cyclictest0-21swapper/307:50:203
307969998,1cyclictest23418-21diskmemload11:45:343
307969998,1cyclictest23418-21diskmemload09:55:163
307969998,1cyclictest0-21swapper/312:01:203
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional