You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 22:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack1slot1.osadl.org (updated Wed Dec 03, 2025 12:45:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
55712225156,55sleep00-21swapper/007:05:110
55692210160,24sleep30-21swapper/307:05:103
73282204151,22sleep10-21swapper/107:05:281
75482199160,25sleep20-21swapper/207:08:222
250932740,0sleep2654-21diskmemload11:10:212
295102650,0sleep00-21swapper/012:03:060
133792210,0sleep10-21swapper/109:25:181
7782991817,1cyclictest28-21ksoftirqd/209:40:132
7782991614,1cyclictest28-21ksoftirqd/209:49:232
7782991613,1cyclictest28-21ksoftirqd/210:14:162
7782991515,0cyclictest28-21ksoftirqd/211:01:342
7782991513,1cyclictest28-21ksoftirqd/209:10:162
7793991412,1cyclictest654-21diskmemload09:56:153
7782991312,1cyclictest28-21ksoftirqd/210:49:472
7782991311,1cyclictest28-21ksoftirqd/210:50:202
7782991311,1cyclictest28-21ksoftirqd/210:50:202
7782991311,1cyclictest28-21ksoftirqd/207:45:002
778299130,12cyclictest25796-21cron08:55:002
7793991211,1cyclictest35-21ksoftirqd/311:50:003
7782991211,1cyclictest28-21ksoftirqd/211:35:212
7782991211,1cyclictest28-21ksoftirqd/209:36:192
7782991210,1cyclictest28-21ksoftirqd/212:31:332
7782991210,1cyclictest28-21ksoftirqd/212:20:172
7782991210,1cyclictest28-21ksoftirqd/212:10:172
7782991210,1cyclictest28-21ksoftirqd/208:15:002
7763991211,1cyclictest9-21ksoftirqd/010:30:000
7763991211,1cyclictest9-21ksoftirqd/009:10:140
7763991210,1cyclictest9-21ksoftirqd/011:10:000
7763991210,1cyclictest9-21ksoftirqd/009:00:000
7793991110,1cyclictest35-21ksoftirqd/312:00:003
7793991110,1cyclictest35-21ksoftirqd/309:20:003
778299119,1cyclictest28-21ksoftirqd/209:50:152
778299119,1cyclictest28-21ksoftirqd/207:40:002
778299118,0cyclictest0-21swapper/211:29:392
7782991110,1cyclictest28-21ksoftirqd/212:15:202
7782991110,1cyclictest28-21ksoftirqd/212:00:112
7782991110,1cyclictest28-21ksoftirqd/211:55:412
7782991110,1cyclictest28-21ksoftirqd/211:52:492
7782991110,1cyclictest28-21ksoftirqd/211:34:022
7782991110,1cyclictest28-21ksoftirqd/211:05:162
7782991110,1cyclictest28-21ksoftirqd/210:15:162
7782991110,1cyclictest28-21ksoftirqd/209:34:542
7782991110,1cyclictest28-21ksoftirqd/209:34:542
7782991110,1cyclictest28-21ksoftirqd/208:40:132
7782991110,1cyclictest28-21ksoftirqd/208:30:152
776399119,1cyclictest9-21ksoftirqd/011:50:000
776399119,1cyclictest9-21ksoftirqd/011:00:140
776399119,1cyclictest654-21diskmemload09:59:150
776399113,4cyclictest1760-21perf09:55:010
79712100,0sleep3654-21diskmemload11:33:063
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional