You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 07:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack1slot1.osadl.org (updated Fri Apr 26, 2024 00:45:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
191882200160,26sleep00-21swapper/019:06:040
194912199161,25sleep10-21swapper/119:09:591
193662198158,26sleep20-21swapper/219:08:242
191762197158,25sleep30-21swapper/319:05:543
324712720,1sleep212655-21diskmemload21:35:212
24792610,0sleep30-21swapper/322:23:093
178942610,0sleep30-21swapper/323:28:323
6772190,0sleep10-21swapper/123:05:111
1957099157,5cyclictest0-21swapper/323:57:023
19570991412,2cyclictest14217-21apt-get20:05:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional