You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-24 - 22:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot2.osadl.org (updated Mon Aug 24, 2026 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
620125243,0sleep20-21swapper/207:30:242
603424635,0sleep00-21swapper/007:28:300
612123728,0sleep30-21swapper/307:29:293
591123425,0sleep10-21swapper/107:27:031
63329976,0cyclictest3250-21irqbalance10:11:072
63309965,0cyclictest0-21swapper/108:51:211
339960,0migration/35894-21sh11:51:583
339960,0migration/324185-21sh12:05:253
339960,0migration/319439-21sh12:40:563
29805060,0irq/28-eth0-rx-26100-21python12:41:233
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional