You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-17 - 00:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot2.osadl.org (updated Sat May 16, 2026 12:43:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
314326059,0sleep00-21swapper/007:20:130
310923626,0sleep20-21swapper/207:19:472
310223627,0sleep30-21swapper/307:19:443
2883023026,0sleep10-21swapper/107:17:581
34649976,0cyclictest0-21swapper/012:23:070
34649974,0cyclictest1563-21iostat_ios08:28:080
34649973,0cyclictest32528-21munin-node07:43:040
35160,0ktimersoftd/30-21swapper/309:58:093
34669960,0cyclictest0-21swapper/211:42:012
34649964,0cyclictest8616-21perl09:18:050
34649964,0cyclictest8517-21perl08:33:020
34649964,0cyclictest8360-21gltestperf11:48:050
34649964,0cyclictest678-21rt-features09:48:130
34649964,0cyclictest6311-21if_err_eth111:28:050
34649964,0cyclictest6181-21perl12:43:040
34649964,0cyclictest4265-21iostat11:08:070
34649964,0cyclictest31056-21aten_r1power_cu10:28:010
34649964,0cyclictest2998-21port_sshpriv08:48:120
34649964,0cyclictest29015-21aten2.4-expect10:08:000
34649964,0cyclictest27697-21perl12:18:050
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional