You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-20 - 23:55
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2.osadl.org (updated Sat Jun 20, 2026 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1996824736,0sleep00-21swapper/007:25:360
1989323930,0sleep30-21swapper/307:24:473
1995523624,0sleep20-21swapper/207:25:262
1974823624,0sleep10-21swapper/107:23:011
35160,0ktimersoftd/30-21swapper/312:46:063
339960,0migration/38105-21kthreadcore12:36:003
339960,0migration/34155-21fschecks_count12:15:553
339960,0migration/331859-21sh12:50:513
339960,0migration/330767-21sh11:34:233
339960,0migration/323326-21sh10:32:433
339960,0migration/322081-21sh11:29:153
329960,0watchdog/36848-21ssh09:29:093
29815060,0irq/29-eth0-tx-27466-21munin-node07:30:550
29815060,0irq/29-eth0-tx-25603-21cut08:35:580
29805060,0irq/28-eth0-rx-23397-21sed09:36:063
29805060,0irq/28-eth0-rx-0-21swapper/312:33:493
200719960,0cyclictest0-21swapper/211:41:072
200719960,0cyclictest0-21swapper/211:13:122
200719960,0cyclictest0-21swapper/209:44:462
200649960,0cyclictest19424-21tr07:45:591
200649960,0cyclictest0-21swapper/109:49:161
200599960,0cyclictest0-21swapper/012:10:550
149960,0migration/031568-21aten_r1power_en09:25:530
8305050,0irq/26-0000:00:3222-17sedispatch07:30:423
339950,0migration/37390-21irqcore08:45:583
339950,0migration/35681-21sh10:21:453
339950,0migration/3353-21munin-node08:41:003
339950,0migration/332500-21kthreadcore07:31:003
339950,0migration/328969-21kthreadcore09:41:013
339950,0migration/324406-21kthreadcore09:56:023
339950,0migration/320835-21latency_hist12:25:433
339950,0migration/320753-21kthreadcore10:51:003
339950,0migration/320428-21aten_r1power_en08:10:533
339950,0migration/319185-21kthreadcore09:15:593
339950,0migration/31745-21kthreadcore11:36:003
339950,0migration/315786-21if_eth1.212:40:573
339950,0migration/314943-21kthreadcore10:46:003
329950,0watchdog/34834-21kthreadcore10:41:013
329950,0watchdog/33356-21kthreadcore07:56:003
329950,0watchdog/33356-21kthreadcore07:56:003
329950,0watchdog/326535-21kthreadcore10:16:013
329950,0watchdog/325007-21kthreadcore11:11:013
329950,0watchdog/319525-21perl12:05:573
329950,0watchdog/316101-21tr09:51:013
329950,0watchdog/30-21swapper/310:03:333
29815050,0irq/29-eth0-tx-8379-21ssh11:56:392
29815050,0irq/29-eth0-tx-3542-21ntpd10:11:012
29815050,0irq/29-eth0-tx-26206-21cut12:45:592
29815050,0irq/29-eth0-tx-2262-21munin-node07:35:530
29815050,0irq/29-eth0-tx-13268-21perl12:20:582
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional