You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-20 - 05:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2.osadl.org (updated Thu Aug 20, 2026 00:43:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3256925554,0sleep20-21swapper/219:28:092
2583223829,0sleep10-21swapper/119:25:401
3258123728,0sleep30-21swapper/319:28:183
3243723524,0sleep00-21swapper/019:26:350
3849983,0cyclictest3524-21snmpd19:58:080
3849983,0cyclictest3524-21snmpd19:36:080
3849976,0cyclictest0-21swapper/000:10:560
3849973,0cyclictest19972-21awk00:05:550
3849972,0cyclictest3524-21snmpd22:27:400
3849972,0cyclictest3524-21snmpd21:42:090
3849972,0cyclictest3524-21snmpd00:31:420
3849972,0cyclictest2732-21awk23:55:540
3849970,0cyclictest26038-21munin-node20:10:590
3909966,0cyclictest0-21swapper/200:13:082
3909960,0cyclictest0-21swapper/223:48:232
3849960,0cyclictest3524-21snmpd21:18:300
35160,0ktimersoftd/30-21swapper/322:42:443
339960,0migration/38730-21sh23:56:553
339960,0migration/38628-21sh22:24:003
339960,0migration/332108-21unixbench_singl23:51:013
339960,0migration/331398-21munin-node00:50:533
339960,0migration/324637-21sh23:49:023
339960,0migration/323206-21fschecks_time00:45:533
339960,0migration/319055-21sh00:21:413
29805060,0irq/28-eth0-rx-30774-21ssh23:32:313
29805060,0irq/28-eth0-rx-15572-21ssh22:09:433
8305050,0irq/26-0000:00:3924-21kthreadcore23:35:562
3909955,0cyclictest11688-21diskmemload00:31:252
3909955,0cyclictest0-21swapper/222:34:362
3909955,0cyclictest0-21swapper/222:12:222
3909955,0cyclictest0-21swapper/221:47:182
3909955,0cyclictest0-21swapper/200:18:582
3909954,0cyclictest3571-21lldpd22:41:582
3909950,0cyclictest0-21swapper/223:17:472
3909950,0cyclictest0-21swapper/223:08:292
3909950,0cyclictest0-21swapper/222:08:252
3909950,0cyclictest0-21swapper/221:39:062
3859950,0cyclictest0-21swapper/123:43:321
3859950,0cyclictest0-21swapper/123:03:291
3859950,0cyclictest0-21swapper/122:44:251
3859950,0cyclictest0-21swapper/122:11:091
3859950,0cyclictest0-21swapper/100:30:021
3859950,0cyclictest0-21swapper/100:03:051
339950,0migration/39448-21kthreadcore20:40:573
339950,0migration/38289-21cpu20:20:533
339950,0migration/35371-21fschecks_time23:00:503
339950,0migration/33456-21kthreadcore23:35:563
339950,0migration/332308-21kthreadcore00:30:573
339950,0migration/330220-21latency_hist23:15:393
339950,0migration/329060-21fschecks_count22:55:543
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional