You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-11 - 17:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2.osadl.org (updated Tue Aug 11, 2026 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
423827271,0sleep10-21swapper/107:27:551
408526462,0sleep20-21swapper/207:26:122
413925753,0sleep00-21swapper/007:26:460
422524433,0sleep30-21swapper/307:27:453
4483993737,0cyclictest1981-21md1_resync09:22:081
44859999,0cyclictest83050irq/26-0000:00:11:44:552
44829999,0cyclictest12471-21awk09:25:120
8305060,0irq/26-0000:00:8693-21cut07:30:143
8305060,0irq/26-0000:00:7463-21df09:00:093
8305060,0irq/26-0000:00:32688-21ntp_states07:45:183
8305060,0irq/26-0000:00:16472-21python08:40:203
8305060,0irq/26-0000:00:15644-21iostat_ios09:05:133
44859966,0cyclictest0-21swapper/209:15:162
44859960,0cyclictest0-21swapper/211:29:162
44859960,0cyclictest0-21swapper/210:22:352
44829960,0cyclictest0-21swapper/008:55:090
339960,0migration/327356-21kthreadcore08:05:163
339960,0migration/327356-21kthreadcore08:05:163
339960,0migration/326946-21kthreadcore11:45:173
339960,0migration/322413-21kthreadcore07:40:143
329960,0watchdog/34558-21perl12:30:123
29805060,0irq/28-eth0-rx-9707-21iostat11:55:143
29805060,0irq/28-eth0-rx-22950-21sh09:10:133
27160,0ktimersoftd/20-21swapper/209:34:392
169960,0watchdog/111981-21pmu-power08:15:201
149960,0migration/05117-21munin-node11:15:110
149960,0migration/032054-21sh10:32:160
149960,0migration/032044-21kthreadcore08:30:150
149960,0migration/020865-21kthreadcore10:25:130
149960,0migration/017823-21kthreadcore08:00:110
149960,0migration/011531-21sh09:43:540
8305050,0irq/26-0000:00:32587-21kthreadcore09:15:163
8305050,0irq/26-0000:00:3062-21irqstats07:50:143
8305050,0irq/26-0000:00:22203-21sed08:00:133
8305050,0irq/26-0000:00:14117-21smartctl08:20:113
8305050,0irq/26-0000:00:12302-21tr07:35:093
8305050,0irq/26-0000:00:10298-21uname09:20:193
8305050,0irq/26-0000:00:0-21swapper/309:29:573
8305050,0irq/26-0000:00:0-21swapper/308:38:253
44859955,0cyclictest18354-21diskmemload12:09:002
44859955,0cyclictest0-21swapper/211:37:192
44859955,0cyclictest0-21swapper/209:49:572
44859955,0cyclictest0-21swapper/208:29:042
44859950,0cyclictest0-21swapper/212:28:522
44839955,0cyclictest0-21swapper/108:54:031
44839954,0cyclictest7442-21grep10:00:121
44839954,0cyclictest3524-21snmpd09:16:081
44829955,0cyclictest0-21swapper/012:10:100
44829955,0cyclictest0-21swapper/009:31:240
44829950,0cyclictest0-21swapper/011:04:250
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional