You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-12 - 12:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2.osadl.org (updated Sun Jul 12, 2026 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
902823829,0sleep20-21swapper/219:24:072
906523728,0sleep10-21swapper/119:24:301
904323524,0sleep00-21swapper/019:24:170
905623228,0sleep30-21swapper/319:24:283
93969960,0cyclictest0-21swapper/200:20:442
93919966,0cyclictest19802-21sensors20:37:491
93919965,0cyclictest0-21swapper/121:17:451
93919965,0cyclictest0-21swapper/121:17:451
93919960,0cyclictest0-21swapper/122:27:271
93919960,0cyclictest0-21swapper/100:15:451
93809965,0cyclictest2782-21sadc23:27:270
93809965,0cyclictest0-21swapper/021:38:560
339960,0migration/331119-21latency_hist00:02:273
339960,0migration/325545-21sh00:33:253
339960,0migration/324069-21sh23:02:093
339960,0migration/321699-21taskset22:42:023
339960,0migration/314962-21gltestperf23:52:413
339960,0migration/310888-21irqrtprio23:12:453
339960,0migration/310566-21sh00:43:343
29805060,0irq/28-eth0-rx-28222-21munin-run22:27:263
29805060,0irq/28-eth0-rx-18983-21users00:47:553
179960,0migration/126901-21timerandwakeup19:57:511
149960,0migration/03656-21sh23:43:280
149960,0migration/025831-21taskset00:34:120
149960,0migration/020977-21munin-node19:57:390
93969955,0cyclictest0-21swapper/223:43:312
93969955,0cyclictest0-21swapper/223:24:272
93969955,0cyclictest0-21swapper/221:39:172
93969955,0cyclictest0-21swapper/220:27:522
93969955,0cyclictest0-21swapper/200:05:552
93969950,0cyclictest0-21swapper/221:36:272
93969950,0cyclictest0-21swapper/219:52:242
93919955,0cyclictest20765-21diskmemload21:50:521
93919955,0cyclictest0-21swapper/123:07:581
93919950,0cyclictest0-21swapper/123:30:301
93919950,0cyclictest0-21swapper/123:15:131
93919950,0cyclictest0-21swapper/122:39:351
93919950,0cyclictest0-21swapper/100:33:061
93919950,0cyclictest0-21swapper/100:23:481
93809953,0cyclictest32370-21kworker/0:000:03:140
93809953,0cyclictest26781-21kworker/0:223:57:540
93809953,0cyclictest26781-21kworker/0:223:48:200
93809953,0cyclictest26781-21kworker/0:223:32:200
93809953,0cyclictest26781-21kworker/0:222:48:040
93809953,0cyclictest26781-21kworker/0:222:43:060
93809953,0cyclictest26781-21kworker/0:222:38:240
93809953,0cyclictest26781-21kworker/0:222:34:060
93809953,0cyclictest26781-21kworker/0:222:00:200
93809953,0cyclictest17393-21kworker/0:200:28:140
93809950,0cyclictest0-21swapper/000:56:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional