You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-07 - 17:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2.osadl.org (updated Tue Jul 07, 2026 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
574226258,0sleep20-21swapper/207:23:562
588525756,0sleep00-21swapper/007:25:340
6093994444,0cyclictest30850-21md0_resync09:27:310
6095993837,0cyclictest83050irq/26-0000:00:09:27:312
574323127,0sleep30-21swapper/307:23:573
579822925,0sleep10-21swapper/107:24:351
6095991414,0cyclictest83050irq/26-0000:00:12:13:172
6095991414,0cyclictest83050irq/26-0000:00:12:09:522
6095991313,0cyclictest83050irq/26-0000:00:12:17:172
609499100,0cyclictest27850-21grep09:27:311
60959999,0cyclictest83050irq/26-0000:00:11:20:062
60959988,0cyclictest83050irq/26-0000:00:11:40:052
60959988,0cyclictest83050irq/26-0000:00:11:25:332
60959988,0cyclictest83050irq/26-0000:00:09:46:342
60959987,0cyclictest83050irq/26-0000:00:09:54:472
60959977,0cyclictest83050irq/26-0000:00:11:47:172
60959977,0cyclictest83050irq/26-0000:00:11:15:222
60959977,0cyclictest83050irq/26-0000:00:10:19:322
8305060,0irq/26-0000:00:3856-21crond12:57:062
8305060,0irq/26-0000:00:3704-21kthreadcore11:42:232
8305060,0irq/26-0000:00:20112-21iostat_ios10:02:222
8305060,0irq/26-0000:00:16071-21yum08:57:333
8305060,0irq/26-0000:00:15595-21diskstats08:17:173
8305060,0irq/26-0000:00:14789-21hwlatdetect09:22:203
8305060,0irq/26-0000:00:13125-21munin-node09:17:323
8305060,0irq/26-0000:00:12552-21tr08:37:193
60959966,0cyclictest83050irq/26-0000:00:11:05:212
60959966,0cyclictest83050irq/26-0000:00:11:00:172
60959966,0cyclictest83050irq/26-0000:00:10:48:142
60959960,0cyclictest0-21swapper/208:43:012
60949966,0cyclictest0-21swapper/108:31:041
60949960,0cyclictest0-21swapper/108:53:181
60949960,0cyclictest0-21swapper/108:53:181
60949960,0cyclictest0-21swapper/108:09:191
60939966,0cyclictest0-21swapper/008:26:460
60939960,0cyclictest0-21swapper/011:18:370
60939960,0cyclictest0-21swapper/010:13:110
60939960,0cyclictest0-21swapper/007:36:280
4160,0ktimersoftd/00-21swapper/010:30:030
339960,0migration/39585-21sh10:32:233
339960,0migration/38425-21sh11:43:203
339960,0migration/37379-21munin-node09:52:243
339960,0migration/35516-21kthreadcore08:52:233
339960,0migration/35516-21kthreadcore08:52:233
339960,0migration/328997-21sh11:18:243
339960,0migration/328365-21kthreadcore11:37:243
339960,0migration/319199-21munin-node11:12:263
29805060,0irq/28-eth0-rx-21684-21ssh12:12:063
29805060,0irq/28-eth0-rx-18206-21sh12:45:543
29805060,0irq/28-eth0-rx-11499-21irqrtprio09:57:213
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional