You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-20 - 02:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot2s.osadl.org (updated Thu Nov 20, 2025 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2590426766,0sleep10-21swapper/118:37:331
2581823828,0sleep30-21swapper/318:36:313
2602223422,0sleep00-21swapper/018:38:560
2596623127,0sleep20-21swapper/218:38:182
35160,0ktimersoftd/30-21swapper/320:09:593
339960,0migration/34995-21sh23:48:283
339960,0migration/323153-21sh22:19:003
28415060,0irq/27-eth0-tx-4679-21ssh23:05:052
28415060,0irq/27-eth0-tx-31642-21aten_r1power_po19:20:020
28415060,0irq/27-eth0-tx-15856-21ssh21:33:012
28415060,0irq/27-eth0-tx-0-21swapper/223:34:092
28415060,0irq/27-eth0-tx-0-21swapper/222:54:182
28415060,0irq/27-eth0-tx-0-21swapper/222:45:342
28415060,0irq/27-eth0-tx-0-21swapper/222:43:332
28415060,0irq/27-eth0-tx-0-21swapper/222:15:212
28415060,0irq/27-eth0-tx-0-21swapper/222:08:162
28415060,0irq/27-eth0-tx-0-21swapper/221:50:532
28415060,0irq/27-eth0-tx-0-21swapper/221:46:312
28415060,0irq/27-eth0-tx-0-21swapper/221:20:382
28415060,0irq/27-eth0-tx-0-21swapper/221:12:542
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional