You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-16 - 04:22

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2s.osadl.org (updated Thu Apr 16, 2026 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3176223826,0sleep30-21swapper/318:53:353
565023624,0sleep00-21swapper/018:57:440
564623430,0sleep10-21swapper/118:57:411
540922723,0sleep20-21swapper/218:54:542
5778991313,0cyclictest11676-21sensors18:58:421
57789977,0cyclictest3514-21snmpd21:07:031
57789960,0cyclictest0-21swapper/121:48:301
57779960,0cyclictest0-21swapper/022:26:270
35160,0ktimersoftd/30-21swapper/323:58:303
339960,0migration/323831-21kthreadcore19:33:383
339960,0migration/318932-21sh22:25:213
29725060,0irq/27-eth0-tx-14735-21munin-node19:53:370
29715060,0irq/26-eth0-rx-13545-21ssh21:03:363
29715060,0irq/26-eth0-rx-12028-21ssh21:21:153
149960,0migration/09711-21sh00:20:590
149960,0migration/028808-21latency_hist21:13:210
149960,0migration/026737-21sh22:08:540
149960,0migration/018228-21sh00:06:500
57799955,0cyclictest0-21swapper/223:28:322
57799955,0cyclictest0-21swapper/200:07:012
57799954,0cyclictest28822-21munin-run21:33:212
57799954,0cyclictest21502-21awk22:08:352
57799950,0cyclictest0-21swapper/223:53:552
57799950,0cyclictest0-21swapper/223:04:062
57799950,0cyclictest0-21swapper/221:50:192
57799950,0cyclictest0-21swapper/221:11:512
57799950,0cyclictest0-21swapper/220:59:242
57799950,0cyclictest0-21swapper/200:14:062
57789955,0cyclictest0-21swapper/123:37:361
57789955,0cyclictest0-21swapper/123:25:181
57789955,0cyclictest0-21swapper/123:07:111
57789955,0cyclictest0-21swapper/121:39:221
57789955,0cyclictest0-21swapper/121:25:101
57789955,0cyclictest0-21swapper/120:59:281
57789950,0cyclictest0-21swapper/123:57:471
57789950,0cyclictest0-21swapper/121:11:561
57789950,0cyclictest0-21swapper/100:23:571
57779955,0cyclictest0-21swapper/023:36:560
57779955,0cyclictest0-21swapper/023:03:300
57779955,0cyclictest0-21swapper/021:53:020
57779955,0cyclictest0-21swapper/021:23:330
57779950,0cyclictest0-21swapper/022:55:000
339950,0migration/39634-21munin-node22:18:393
339950,0migration/35789-21munin-node19:18:393
339950,0migration/330554-21kthreadcore20:28:373
339950,0migration/327037-21runrttasks00:13:303
339950,0migration/322535-21kthreadcore23:08:373
339950,0migration/321674-21fschecks_time21:28:333
339950,0migration/319727-21ksmtuned22:06:533
339950,0migration/319719-21fschecks_time00:08:333
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional