You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:43

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2s.osadl.org (updated Fri May 02, 2025 00:43:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
291350440,0irq/25-eth10-21swapper/318:46:333
2416723523,0sleep10-21swapper/118:46:111
2405723127,0sleep20-21swapper/218:44:522
2399522925,0sleep00-21swapper/018:44:100
339960,0migration/36968-21sh21:36:433
339960,0migration/35366-21sh21:52:493
339960,0migration/331224-21munin-node23:32:253
339960,0migration/330931-21sh21:11:003
339960,0migration/330081-21sh23:11:223
339960,0migration/32833-21munin-node00:12:353
28415060,0irq/27-eth0-tx-5219-21ssh22:13:012
28415060,0irq/27-eth0-tx-22433-21munin-node23:27:272
28415060,0irq/27-eth0-tx-13739-21ssh21:38:102
28415060,0irq/27-eth0-tx-0-21swapper/223:37:552
28415060,0irq/27-eth0-tx-0-21swapper/223:32:332
28415060,0irq/27-eth0-tx-0-21swapper/223:25:282
28415060,0irq/27-eth0-tx-0-21swapper/223:18:152
28415060,0irq/27-eth0-tx-0-21swapper/222:57:012
28415060,0irq/27-eth0-tx-0-21swapper/222:46:442
28415060,0irq/27-eth0-tx-0-21swapper/222:30:052
28415060,0irq/27-eth0-tx-0-21swapper/222:21:152
28415060,0irq/27-eth0-tx-0-21swapper/221:57:412
28415060,0irq/27-eth0-tx-0-21swapper/221:47:462
28415060,0irq/27-eth0-tx-0-21swapper/221:18:462
28415060,0irq/27-eth0-tx-0-21swapper/221:08:062
28415060,0irq/27-eth0-tx-0-21swapper/220:55:012
28415060,0irq/27-eth0-tx-0-21swapper/220:51:142
28415060,0irq/27-eth0-tx-0-21swapper/200:12:142
28415060,0irq/27-eth0-tx-0-21swapper/200:09:592
28415060,0irq/27-eth0-tx-0-21swapper/200:01:462
28415060,0irq/27-eth0-tx-0-21swapper/020:39:270
28415060,0irq/27-eth0-tx-0-21swapper/020:07:240
28405060,0irq/26-eth0-rx-3103-21cut20:32:283
28405060,0irq/26-eth0-rx-25214-21cut20:22:343
243269960,0cyclictest22576-21diskmemload21:55:581
243269960,0cyclictest0-21swapper/123:39:231
243269960,0cyclictest0-21swapper/121:13:141
243259966,0cyclictest5903-21kthreadcore19:42:330
249960,0watchdog/21148-21seq20:02:582
249960,0watchdog/20-21swapper/222:58:422
249960,0watchdog/20-21swapper/220:57:582
149960,0migration/06382-21taskset22:16:220
149960,0migration/05707-21sh20:55:080
149960,0migration/03365-21missed_timers23:52:300
149960,0migration/029977-21sh23:52:030
35150,0ktimersoftd/30-21swapper/300:05:283
339950,0migration/38669-21kthreadcore23:57:313
339950,0migration/3824-21aten_r1power_fr19:42:263
339950,0migration/37861-21if_eth1.320:57:333
339950,0migration/35240-21needreboot19:17:383
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional