You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-11-02 - 20:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot3s.osadl.org (updated Mon Nov 02, 2026 12:43:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
57799210143,33mali-event-hand0-21swapper/207:11:312
312781699602,20cyclictest3233485-21cron11:02:540
3127818995733,20cyclictest0-21swapper/210:02:552
3127818995733,20cyclictest0-21swapper/210:02:552
312781899551,23cyclictest3186627-21ssh09:39:292
3127818995311,15cyclictest3220351-21grep10:38:302
3127818995311,10cyclictest3219408-21cat10:37:562
3127818995311,10cyclictest3219408-21cat10:37:562
3127818995217,4cyclictest0-21swapper/209:33:342
312781699522,16cyclictest3266919-21911:58:560
3127821995135,8cyclictest191rcu_preempt11:33:535
3127819995122,17cyclictest3127815-21cyclictest10:08:293
3127818995111,10cyclictest3206393-21unixbench_multi10:13:342
3127818995022,25cyclictest3283528-21gcc12:28:262
3127818995013,13cyclictest3245995-21sed11:23:202
312781699501,12cyclictest3145401-21wc08:02:540
3127818994919,4cyclictest3143785-21latency_hist07:57:552
3127818994818,4cyclictest0-21swapper/208:57:542
3127818994814,12cyclictest3165719-21grep08:58:302
3127818994812,10cyclictest3157213-21sort08:33:352
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional