You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-21 - 19:19

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack1slot6s.osadl.org (updated Tue Apr 21, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31642991005,29cyclictest0-21swapper/110:22:581
3164299984,29cyclictest2583-21munin-node08:58:481
3164299956,32cyclictest0-21swapper/108:08:591
3164299956,32cyclictest0-21swapper/108:08:591
3164299953,25cyclictest19304-21unixbench_multi10:08:541
3164299953,25cyclictest19304-21unixbench_multi10:08:541
3163999954,72cyclictest0-21swapper/009:21:450
3163999944,12cyclictest0-21swapper/008:23:390
31639999410,75cyclictest0-21swapper/008:28:480
3163999933,68cyclictest0-21swapper/008:43:570
31639999317,54cyclictest0-21swapper/006:23:430
3163999924,12cyclictest0-21swapper/007:38:500
3163999914,9cyclictest28159-21munin-node08:48:520
3163999913,65cyclictest0-21swapper/009:28:590
3163999913,65cyclictest0-21swapper/009:28:590
31639999118,52cyclictest121850irq/46-eth009:34:560
3163999905,69cyclictest0-21swapper/007:12:180
3163999904,71cyclictest0-21swapper/008:38:530
3163999904,12cyclictest0-21swapper/007:59:010
3163999903,63cyclictest21070-21ssh09:23:550
31639999022,60cyclictest8648-21tune2fs08:18:430
3163999894,13cyclictest0-21swapper/007:28:320
3163999894,12cyclictest0-21swapper/006:53:330
3163999893,63cyclictest0-21swapper/008:06:300
3163999893,63cyclictest0-21swapper/008:06:300
3163999886,65cyclictest24401-21diskmemload10:13:370
3163999884,13cyclictest0-21swapper/007:14:020
3163999884,12cyclictest0-21swapper/010:08:460
3163999884,12cyclictest0-21swapper/010:08:460
3163999884,11cyclictest0-21swapper/007:23:450
3163999884,11cyclictest0-21swapper/007:23:450
3163999874,66cyclictest0-21swapper/008:36:480
3163999874,13cyclictest0-21swapper/008:53:370
3163999874,12cyclictest0-21swapper/008:08:430
3163999874,12cyclictest0-21swapper/008:08:430
3163999873,69cyclictest0-21swapper/007:21:460
3163999873,66cyclictest0-21swapper/007:45:100
3163999873,63cyclictest0-21swapper/010:18:420
31639998720,47cyclictest3704-21ssh08:58:470
31639998715,50cyclictest0-21swapper/008:13:480
31639998713,54cyclictest0-21swapper/009:58:450
31639998712,60cyclictest12960-21cpuspeed_turbos06:43:420
31639998712,60cyclictest12960-21cpuspeed_turbos06:43:420
3163999865,66cyclictest0-21swapper/009:52:420
3163999864,65cyclictest0-21swapper/009:43:340
3163999864,65cyclictest0-21swapper/009:05:210
3163999864,13cyclictest0-21swapper/009:15:140
3163999864,13cyclictest0-21swapper/009:09:020
3163999864,12cyclictest0-21swapper/009:42:130
3163999864,12cyclictest0-21swapper/006:49:000
3163999863,12cyclictest0-21swapper/006:34:010
248599860,4rtkit-daemon2484-21rtkit-daemon09:19:582
3163999854,12cyclictest0-21swapper/005:47:510
3163999854,11cyclictest0-21swapper/010:33:560
3163999853,12cyclictest0-21swapper/007:53:460
31639998514,54cyclictest0-21swapper/007:33:500
31639998513,10cyclictest0-21swapper/010:23:450
3164599843,75cyclictest0-21swapper/309:57:373
3163999844,12cyclictest0-21swapper/007:50:290
3163999843,62cyclictest0-21swapper/010:06:100
3163999843,12cyclictest0-21swapper/005:59:030
3163999843,12cyclictest0-21swapper/005:59:030
31639998418,49cyclictest31882-21gltestperf10:28:400
31639998418,42cyclictest0-21swapper/006:18:510
3163999834,59cyclictest0-21swapper/005:18:430
3163999834,12cyclictest0-21swapper/005:39:070
3163999834,12cyclictest0-21swapper/005:16:070
3163999834,12cyclictest0-21swapper/005:16:070
3163999833,12cyclictest0-21swapper/009:53:390
31639998319,47cyclictest0-21swapper/006:03:530
3163999824,62cyclictest0-21swapper/006:13:450
3163999824,12cyclictest0-21swapper/005:13:330
3163999823,71cyclictest9813-21cut05:28:490
3163999823,63cyclictest0-21swapper/007:03:280
3164599815,68cyclictest1419-21runrttasks10:23:413
3164599804,70cyclictest0-21swapper/308:49:123
3164599804,69cyclictest0-21swapper/307:14:013
3163999804,13cyclictest0-21swapper/005:48:540
3163999804,13cyclictest0-21swapper/005:48:540
3163999804,12cyclictest0-21swapper/007:08:280
3163999804,12cyclictest0-21swapper/006:38:470
31639998031,42cyclictest7142-21cat06:29:030
31639998022,41cyclictest30406-21awk06:13:300
3164599799,63cyclictest0-21swapper/308:58:573
3164599793,40cyclictest0-21swapper/310:02:273
3163999794,12cyclictest0-21swapper/005:53:580
3163999784,66cyclictest12673-21cat05:33:560
3163999784,12cyclictest0-21swapper/005:23:590
3164599775,64cyclictest0-21swapper/310:35:143
3164599775,63cyclictest19732-21ssh07:48:263
3164599775,52cyclictest0-21swapper/307:53:453
3164599774,55cyclictest0-21swapper/308:13:263
3164599774,55cyclictest0-21swapper/308:13:263
3164599773,65cyclictest29550-21munin-node09:38:443
3164599764,50cyclictest0-21swapper/308:40:423
3164599763,66cyclictest0-21swapper/307:24:403
3164599763,66cyclictest0-21swapper/307:24:403
3164599763,65cyclictest18430-21expr08:33:413
3164599755,52cyclictest0-21swapper/305:33:483
3164599754,64cyclictest12465-21rm07:36:333
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional