You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-22 - 20:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack1slot6s.osadl.org (updated Sat Nov 22, 2025 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
461221070,4sleep04615-21cut08:54:040
1386999914,29cyclictest0-21swapper/108:09:171
1387099684,57cyclictest0-21swapper/211:44:082
1386699624,22cyclictest0-21swapper/008:43:560
1387099605,13cyclictest0-21swapper/208:24:322
1387099605,13cyclictest0-21swapper/208:24:322
124802600,6sleep212484-21unixbench-2d11:24:112
13871995942,11cyclictest15658-21needreboot10:24:073
13866995940,11cyclictest9015-21grep10:09:140
171462582,9sleep30-21swapper/308:10:383
243799570,6rtkit-daemon0-21swapper/010:58:131
106772574,10sleep10-21swapper/109:08:451
106772574,10sleep10-21swapper/109:08:451
203022563,45sleep20-21swapper/207:09:232
161962563,46sleep00-21swapper/011:34:020
1387199563,7cyclictest27374-21hwlatdetect08:34:063
248622553,44sleep30-21swapper/309:37:003
208902553,9sleep00-21swapper/007:12:230
1387099553,43cyclictest0-21swapper/210:49:002
13870995515,31cyclictest2468-21upowerd07:52:582
1386699553,32cyclictest0-21swapper/009:34:100
86292543,44sleep00-21swapper/009:04:000
86292543,44sleep00-21swapper/009:04:000
300052543,9sleep10-21swapper/109:48:511
300052543,9sleep10-21swapper/109:48:511
19182543,9sleep00-21swapper/009:55:310
1386999544,35cyclictest0-21swapper/107:01:341
1386999544,35cyclictest0-21swapper/107:01:341
13866995437,11cyclictest22185-21unixbench_multi09:29:170
13866995421,13cyclictest0-21swapper/010:53:570
129112543,9sleep00-21swapper/009:11:500
129112543,9sleep00-21swapper/009:11:500
81842533,9sleep00-21swapper/009:02:270
7182534,9sleep10-21swapper/111:01:471
68782532,43sleep20-21swapper/212:22:282
298712533,43sleep00-21swapper/008:39:090
274852533,44sleep00-21swapper/008:34:090
261162532,9sleep20-21swapper/210:48:212
218352533,9sleep00-21swapper/008:19:340
209532533,9sleep10-21swapper/107:13:131
196662532,10sleep20-21swapper/208:17:272
13871995337,10cyclictest23278-21gltestperf08:24:083
13871995337,10cyclictest23278-21gltestperf08:24:083
1387099533,43cyclictest0-21swapper/212:24:092
1386999535,29cyclictest0-21swapper/110:13:511
1386999534,26cyclictest0-21swapper/110:29:231
13869995321,20cyclictest14444-21netstat11:29:051
13866995320,13cyclictest0-21swapper/007:34:170
122542533,44sleep30-21swapper/311:24:093
102492533,43sleep00-21swapper/010:13:570
51572523,9sleep20-21swapper/207:45:222
51572523,9sleep20-21swapper/207:45:222
318392523,9sleep00-21swapper/012:05:210
253312523,11sleep00-21swapper/008:29:140
243799520,5rtkit-daemon2436-21rtkit-daemon07:04:223
236202523,9sleep10-21swapper/110:41:561
235152523,9sleep00-21swapper/008:24:380
235152523,9sleep00-21swapper/008:24:380
13871995234,12cyclictest9489-21kernelversion11:19:023
13871995234,12cyclictest9489-21kernelversion11:19:023
1387099523,42cyclictest0-21swapper/211:58:512
1387099523,42cyclictest0-21swapper/211:58:512
1386999524,25cyclictest0-21swapper/109:53:551
1386699525,28cyclictest0-21swapper/011:14:090
13866995224,11cyclictest0-21swapper/008:13:010
13866995212,26cyclictest0-21swapper/009:53:020
13866995212,26cyclictest0-21swapper/009:53:020
77782513,12sleep00-21swapper/007:53:060
56272513,42sleep00-21swapper/011:11:170
290682512,6sleep129103-21switchtime09:44:161
213592512,9sleep20-21swapper/210:38:342
213592512,9sleep20-21swapper/210:38:342
20402514,9sleep10-21swapper/112:13:081
198512513,9sleep00-21swapper/011:39:540
198042513,8sleep219805-21sshd11:39:202
162022512,9sleep20-21swapper/207:03:272
162022512,9sleep20-21swapper/207:03:272
160632513,41sleep00-21swapper/007:01:350
160632513,41sleep00-21swapper/007:01:350
13871995135,9cyclictest29647-21cut10:54:013
1387099515,27cyclictest0-21swapper/208:51:522
1387099514,41cyclictest281ktimersoftd/208:54:062
1387099513,42cyclictest0-21swapper/209:39:182
13870995114,30cyclictest15456-21latency_hist09:18:452
1386999515,27cyclictest0-21swapper/107:43:481
1386999514,29cyclictest0-21swapper/108:14:031
1386999514,28cyclictest0-21swapper/109:03:441
1386699515,27cyclictest0-21swapper/010:34:030
1386699515,27cyclictest0-21swapper/010:34:030
1386699515,27cyclictest0-21swapper/008:14:010
1386699514,29cyclictest0-21swapper/009:59:060
1386699514,28cyclictest0-21swapper/012:23:580
1386699514,28cyclictest0-21swapper/012:09:050
1386699514,28cyclictest0-21swapper/011:48:500
13866995135,9cyclictest10810-21grep07:59:020
13866995120,13cyclictest0-21swapper/009:19:100
92402502,42sleep10-21swapper/112:27:111
259352503,9sleep00-21swapper/010:45:580
258842503,9sleep10-21swapper/110:45:181
248402502,9sleep30-21swapper/311:52:263
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional