You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-09 - 09:32
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack1slot6s.osadl.org (updated Mon Feb 09, 2026 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
181689911025,12cyclictest31498-21gltestperf22:20:531
181689910631,11cyclictest22254-21timerandwakeup22:06:041
18169991033,92cyclictest0-21swapper/220:40:512
18169991033,54cyclictest0-21swapper/222:05:472
18169991023,50cyclictest21919-21taskset22:55:432
181689910132,9cyclictest12201-21iostat_ios20:16:001
181689910031,12cyclictest0-21swapper/122:30:451
181689910031,12cyclictest0-21swapper/122:30:451
181689910026,14cyclictest0-21swapper/121:56:001
1816499994,89cyclictest0-21swapper/020:50:150
1816499994,65cyclictest0-21swapper/018:16:510
1816999963,50cyclictest0-21swapper/221:26:052
18168999628,13cyclictest0-21swapper/120:33:011
18168999527,13cyclictest0-21swapper/123:01:441
1816499954,83cyclictest0-21swapper/020:24:050
1816499954,83cyclictest0-21swapper/019:05:540
1816499954,83cyclictest0-21swapper/019:05:540
18168999437,9cyclictest1676-21nscd20:55:341
1816499944,83cyclictest0-21swapper/022:31:450
1816499944,83cyclictest0-21swapper/022:31:450
1816499944,83cyclictest0-21swapper/020:30:580
1816899934,44cyclictest0-21swapper/122:45:421
1816499934,82cyclictest0-21swapper/021:30:540
1816499934,81cyclictest0-21swapper/020:54:200
1816499934,68cyclictest0-21swapper/023:15:290
1816499934,68cyclictest0-21swapper/023:15:290
1816499933,75cyclictest0-21swapper/022:41:190
63612920,2sleep041ktimersoftd/020:05:490
1816499925,68cyclictest0-21swapper/022:25:460
1816499924,80cyclictest0-21swapper/023:30:570
1816499924,80cyclictest0-21swapper/020:16:020
1816499923,82cyclictest0-21swapper/022:50:570
1816499914,80cyclictest0-21swapper/020:35:510
1816499913,81cyclictest0-21swapper/020:28:230
1816499913,80cyclictest0-21swapper/021:29:260
1816499913,67cyclictest0-21swapper/022:10:390
1816499904,80cyclictest0-21swapper/023:40:590
1816499903,80cyclictest0-21swapper/022:06:590
1816499903,80cyclictest0-21swapper/021:15:260
1816499903,80cyclictest0-21swapper/020:59:400
1816499903,80cyclictest0-21swapper/018:40:550
1816499903,7cyclictest121850irq/46-eth022:59:530
1816499903,63cyclictest0-21swapper/023:21:390
1816499895,77cyclictest0-21swapper/021:39:430
1816499894,77cyclictest0-21swapper/021:57:310
1816499894,76cyclictest0-21swapper/021:51:060
1816499894,70cyclictest0-21swapper/022:02:430
1816499893,80cyclictest0-21swapper/023:05:440
1816499893,79cyclictest0-21swapper/023:40:280
1816499886,6cyclictest0-21swapper/021:45:440
1816499884,77cyclictest0-21swapper/023:01:000
1816499884,77cyclictest0-21swapper/022:19:510
1816499884,76cyclictest0-21swapper/018:40:410
1816499884,70cyclictest0-21swapper/020:15:360
1816499883,50cyclictest0-21swapper/023:25:510
18168998727,10cyclictest1287-21snmpd22:58:431
1816499874,76cyclictest0-21swapper/019:35:540
1816499874,75cyclictest0-21swapper/021:10:350
1816499873,9cyclictest0-21swapper/022:24:380
1816499864,76cyclictest0-21swapper/021:22:590
1816499864,62cyclictest0-21swapper/022:49:190
1816499864,51cyclictest0-21swapper/020:41:110
1816499863,72cyclictest0-21swapper/021:45:320
1816499854,74cyclictest0-21swapper/019:40:540
1816499853,75cyclictest0-21swapper/019:51:110
1816999844,50cyclictest0-21swapper/221:19:392
1816499844,71cyclictest0-21swapper/019:55:580
1816499843,65cyclictest0-21swapper/021:01:170
1816499843,10cyclictest0-21swapper/019:11:090
1816499838,68cyclictest0-21swapper/023:15:450
1816499834,72cyclictest0-21swapper/020:00:470
1816499834,57cyclictest0-21swapper/021:15:460
1816499833,61cyclictest0-21swapper/018:55:510
1816499824,72cyclictest0-21swapper/018:31:110
1816499824,71cyclictest0-21swapper/019:30:540
1816499824,51cyclictest0-21swapper/019:25:500
248599810,4rtkit-daemon2484-21rtkit-daemon20:00:312
1816999813,48cyclictest0-21swapper/223:08:412
1816499814,61cyclictest0-21swapper/022:37:340
1816499814,60cyclictest0-21swapper/018:21:030
1816499814,60cyclictest0-21swapper/018:21:030
1816499804,59cyclictest0-21swapper/019:20:550
1816499804,52cyclictest0-21swapper/019:15:570
1816499794,62cyclictest0-21swapper/018:15:410
1816499794,60cyclictest0-21swapper/018:45:520
1816499784,67cyclictest0-21swapper/019:05:390
1816499783,9cyclictest0-21swapper/019:47:040
1816499783,9cyclictest0-21swapper/019:47:040
1816499783,9cyclictest0-21swapper/018:51:570
18164997228,38cyclictest23524-21cpuspeed_turbos18:25:540
1817099705,57cyclictest0-21swapper/320:25:523
1816999684,55cyclictest0-21swapper/223:22:042
18168996738,13cyclictest0-21swapper/122:13:301
18168996731,11cyclictest0-21swapper/123:25:201
18168996722,25cyclictest30123-21fschecks_count21:30:531
1816899666,24cyclictest0-21swapper/120:45:401
18168996635,13cyclictest0-21swapper/121:45:481
18168996635,13cyclictest0-21swapper/121:01:081
248599650,5rtkit-daemon2484-21rtkit-daemon20:34:372
1817099655,12cyclictest561-21taskset22:22:553
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional