You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-06 - 09:26

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack1slot6s.osadl.org (updated Sat Jun 06, 2026 00:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3030321090,5sleep030300-21cat21:37:560
219499840,5rtkit-daemon2193-21rtkit-daemon22:57:341
246202710,9sleep01141999cyclictest22:17:470
11421997134,13cyclictest0-21swapper/222:13:092
1142299704,58cyclictest8177-21ssh21:07:373
92672695,53sleep29354-21basename18:57:412
1142299694,58cyclictest0-21swapper/322:37:373
1142299694,58cyclictest0-21swapper/322:37:373
11421996834,13cyclictest0-21swapper/221:02:232
11420996738,13cyclictest0-21swapper/121:13:041
1142199663,56cyclictest0-21swapper/220:52:492
1142199663,53cyclictest8733-21tune2fs21:07:432
194822653,54sleep00-21swapper/021:22:450
11421996533,12cyclictest0-21swapper/223:11:052
11420996542,13cyclictest0-21swapper/100:06:391
11420996542,13cyclictest0-21swapper/100:06:391
11419996513,16cyclictest0-21swapper/023:22:530
11419996513,16cyclictest0-21swapper/023:22:530
54582643,12sleep30-21swapper/323:26:283
54582643,12sleep30-21swapper/323:26:283
1142199647,47cyclictest0-21swapper/222:42:262
1142199647,47cyclictest0-21swapper/222:42:262
11421996434,13cyclictest0-21swapper/221:26:592
11421996412,45cyclictest2844-21cpuspeed_turbos23:22:322
11421996412,45cyclictest2844-21cpuspeed_turbos23:22:322
11420996441,13cyclictest0-21swapper/121:27:541
11420996438,9cyclictest13782-21df_inode22:02:371
11420996436,13cyclictest0-21swapper/121:02:381
1142199633,53cyclictest0-21swapper/200:12:492
1142199633,52cyclictest0-21swapper/223:42:352
1142199633,52cyclictest0-21swapper/200:18:312
1142099636,51cyclictest0-21swapper/100:22:441
1142099635,52cyclictest0-21swapper/123:02:491
1142099634,52cyclictest0-21swapper/121:17:571
1142099634,52cyclictest0-21swapper/121:17:571
11420996338,9cyclictest28530-21wc23:12:351
11420996337,13cyclictest0-21swapper/122:50:101
11420996336,12cyclictest0-21swapper/123:34:141
11420996334,13cyclictest0-21swapper/100:21:481
219499620,5rtkit-daemon2193-21rtkit-daemon00:19:460
11421996234,12cyclictest0-21swapper/222:22:382
11421996232,13cyclictest0-21swapper/219:27:492
1142199623,52cyclictest0-21swapper/223:47:482
1142199623,52cyclictest0-21swapper/221:52:362
1142199623,52cyclictest0-21swapper/221:47:462
1142199623,51cyclictest12672-21chrt22:47:482
1142199623,51cyclictest0-21swapper/221:37:472
1142199623,50cyclictest12872-21aten_r1power_vo23:37:302
1142199623,50cyclictest0-21swapper/221:46:452
1142099626,49cyclictest2974-21crond19:52:271
11420996238,7cyclictest26631-21ssh23:57:311
11420996238,7cyclictest26631-21ssh23:57:311
11420996236,12cyclictest0-21swapper/120:27:531
59612613,9sleep26006-21sh23:27:282
303342613,11sleep00-21swapper/023:14:040
11422996111,12cyclictest0-21swapper/323:55:403
1142199615,49cyclictest0-21swapper/222:27:442
1142199614,51cyclictest0-21swapper/200:22:372
1142199614,50cyclictest0-21swapper/221:27:412
11421996134,13cyclictest0-21swapper/200:07:272
11421996133,12cyclictest0-21swapper/222:59:262
11421996132,13cyclictest0-21swapper/221:12:392
1142199613,52cyclictest0-21swapper/223:17:322
1142199613,52cyclictest0-21swapper/222:02:552
1142199613,52cyclictest0-21swapper/220:12:362
1142199613,24cyclictest0-21swapper/222:09:582
1142099615,49cyclictest0-21swapper/123:27:421
11420996136,11cyclictest0-21swapper/123:21:001
11420996136,10cyclictest0-21swapper/122:27:431
11420996135,12cyclictest0-21swapper/122:25:101
11420996135,11cyclictest0-21swapper/120:43:091
11420996135,11cyclictest0-21swapper/120:43:091
11420996135,11cyclictest0-21swapper/100:15:381
11420996115,39cyclictest15408-21needreboot00:27:411
219499600,15rtkit-daemon2193-21rtkit-daemon21:17:010
162722603,49sleep00-21swapper/000:28:420
1142299605,12cyclictest0-21swapper/322:02:233
1142299605,12cyclictest0-21swapper/322:02:233
1142199603,50cyclictest0-21swapper/223:02:312
1142199603,48cyclictest0-21swapper/221:32:302
11420996038,7cyclictest6587-21kworker/1:222:32:411
11420996036,9cyclictest3315-21perl23:22:371
11420996036,9cyclictest3315-21perl23:22:371
11420996035,9cyclictest16033-21gltestperf20:17:441
11420996035,12cyclictest0-21swapper/100:11:211
11420996034,12cyclictest0-21swapper/121:46:001
11420996033,13cyclictest0-21swapper/123:43:081
237642592,10sleep00-21swapper/023:52:380
1142299595,29cyclictest0-21swapper/321:20:523
1142299595,29cyclictest0-21swapper/321:20:523
1142199594,49cyclictest0-21swapper/219:58:582
1142199594,49cyclictest0-21swapper/219:58:582
1142199594,48cyclictest0-21swapper/223:12:312
1142199594,48cyclictest0-21swapper/222:17:352
1142199594,48cyclictest0-21swapper/200:28:082
11421995931,12cyclictest0-21swapper/219:07:392
1142199593,48cyclictest4139-21diskmemload23:54:102
1142199592,48cyclictest9923-21aten2.4-expect21:57:342
1142199592,48cyclictest9923-21aten2.4-expect21:57:342
1142099594,49cyclictest0-21swapper/122:42:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional