You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-22 - 20:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Sun Mar 22, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
277482950,3sleep2281ktimersoftd/206:11:552
77622800,5sleep226-21rcuc/206:36:542
98582789,56sleep20-21swapper/205:32:072
251122740,7sleep325111-21sensors_temp09:42:033
48022730,12sleep21060499cyclictest09:12:062
248599710,4rtkit-daemon2484-21rtkit-daemon06:16:081
248599680,4rtkit-daemon2484-21rtkit-daemon08:28:031
1060599662,59cyclictest0-21swapper/307:52:193
187602653,54sleep00-21swapper/007:57:030
187602653,54sleep00-21swapper/007:57:030
1060599655,54cyclictest0-21swapper/308:19:273
1060599654,55cyclictest0-21swapper/310:41:583
1060599654,55cyclictest0-21swapper/310:41:583
1060599654,55cyclictest0-21swapper/308:06:583
1060299655,53cyclictest0-21swapper/109:06:501
10602996513,45cyclictest0-21swapper/108:33:481
10602996510,48cyclictest0-21swapper/110:10:371
1060099654,53cyclictest0-21swapper/010:05:100
1060099653,55cyclictest0-21swapper/008:37:060
1060099653,55cyclictest0-21swapper/008:37:060
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional