You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-07 - 17:31

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Sat Mar 07, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
51499884,34cyclictest0-21swapper/108:16:001
51499883,25cyclictest7555-21timerandwakeup09:21:101
51499864,32cyclictest0-21swapper/110:36:001
51499864,32cyclictest0-21swapper/110:36:001
51499863,35cyclictest31356-21gltestperf10:45:561
51499863,31cyclictest0-21swapper/109:52:401
514998625,9cyclictest3063-21basename05:55:471
516998531,45cyclictest18361-21gltestperf11:15:553
51499853,34cyclictest3074-21ssh09:15:581
54102840,4sleep334-21rcuc/307:06:053
54102840,4sleep334-21rcuc/307:06:053
516998426,49cyclictest0-21swapper/309:14:083
516998426,49cyclictest0-21swapper/309:14:083
51499844,32cyclictest0-21swapper/109:41:051
51499844,12cyclictest0-21swapper/110:09:151
51499843,34cyclictest0-21swapper/111:01:081
514998426,9cyclictest31357-21fschecks_count08:01:001
514998425,11cyclictest16047-21gltestperf06:21:051
514998425,11cyclictest16047-21gltestperf06:21:051
514998425,10cyclictest13425-21fschecks_count08:31:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional