You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-08 - 10:00

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Mon Dec 08, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
6229998233,8cyclictest0-21swapper/218:44:152
622999804,27cyclictest0-21swapper/219:12:282
622999773,38cyclictest0-21swapper/223:49:282
622999773,21cyclictest29940-21latency_hist00:04:022
6227997620,49cyclictest9110-21cpuspeed_turbos21:04:261
622599736,60cyclictest0-21swapper/019:09:280
622599684,56cyclictest0-21swapper/021:29:080
622599674,55cyclictest0-21swapper/022:39:070
622599653,56cyclictest0-21swapper/019:34:420
623099645,53cyclictest0-21swapper/322:44:373
623099644,54cyclictest0-21swapper/323:04:313
623099642,26cyclictest0-21swapper/321:44:193
622999644,48cyclictest0-21swapper/220:04:412
229272643,12sleep30-21swapper/319:19:143
6227996311,33cyclictest0-21swapper/123:44:041
6227996311,33cyclictest0-21swapper/123:44:041
622599635,51cyclictest0-21swapper/020:55:490
622599634,52cyclictest0-21swapper/023:39:040
622599634,52cyclictest0-21swapper/023:39:040
622599634,52cyclictest0-21swapper/021:59:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional