You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 06:07

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Fri Nov 28, 2025 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
277721020,38sleep12778-21cat19:09:001
266929910137,10cyclictest12966-21grep21:44:053
266929910137,10cyclictest12966-21grep21:44:053
26689999736,13cyclictest0-21swapper/123:33:271
162652900,15sleep32669299cyclictest22:59:013
52752850,3sleep1201ktimersoftd/120:23:361
26686998535,44cyclictest19074-21fschecks_count19:43:540
26686998524,53cyclictest0-21swapper/023:43:270
2668699835,30cyclictest0-21swapper/018:55:050
2668699833,28cyclictest1369-21runrttasks23:47:310
26686998324,12cyclictest0-21swapper/022:58:290
2668699829,8cyclictest114550irq/46-eth019:17:500
2668699824,71cyclictest0-21swapper/022:38:500
2668699824,30cyclictest0-21swapper/020:56:220
26686998230,46cyclictest3471-21unixbench_multi19:09:120
26686998230,46cyclictest1369-21runrttasks21:20:290
26686998230,46cyclictest1369-21runrttasks20:10:150
2668699823,9cyclictest13357-21turbostat00:03:270
2668699823,71cyclictest17181-21cut00:08:540
2668699823,24cyclictest3163-21grep22:33:450
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional