You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-25 - 07:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Mon May 25, 2026 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1460899914,25cyclictest1419-21runrttasks20:28:041
1461099895,77cyclictest0-21swapper/222:04:392
248599870,4rtkit-daemon2484-21rtkit-daemon21:31:320
1461099872,77cyclictest0-21swapper/220:47:442
1461099864,75cyclictest670-21sendmail_mailqu19:12:262
1460899864,27cyclictest0-21swapper/121:12:121
1461099854,76cyclictest0-21swapper/218:52:272
1461099854,73cyclictest143721munin-node20:22:232
1461099854,44cyclictest121850irq/46-eth019:32:102
1461099854,44cyclictest121850irq/46-eth019:32:102
1461099844,75cyclictest0-21swapper/219:42:322
1461099843,75cyclictest0-21swapper/220:33:192
1461099834,73cyclictest0-21swapper/220:56:232
1461099834,73cyclictest0-21swapper/220:27:362
1461099834,71cyclictest3218-21df_abs19:17:142
1461099833,73cyclictest0-21swapper/219:58:332
1461099833,72cyclictest0-21swapper/221:51:112
1461099833,72cyclictest0-21swapper/221:51:112
14610998319,58cyclictest0-21swapper/218:27:302
1461099825,71cyclictest0-21swapper/220:09:532
1461099825,71cyclictest0-21swapper/218:47:122
1461099825,71cyclictest0-21swapper/218:47:122
1461099824,73cyclictest0-21swapper/220:05:282
1460899826,30cyclictest0-21swapper/121:38:501
14611998121,52cyclictest9802-21ssh18:38:443
1461099813,72cyclictest0-21swapper/221:17:162
1461099813,71cyclictest0-21swapper/221:33:102
1461099813,71cyclictest0-21swapper/220:58:182
1461099813,56cyclictest0-21swapper/218:38:052
1461099805,69cyclictest1419-21runrttasks19:07:182
1461099805,68cyclictest0-21swapper/219:51:582
1461099804,70cyclictest0-21swapper/219:37:272
1461099804,70cyclictest0-21swapper/219:37:272
1461099803,72cyclictest0-21swapper/219:25:052
1461099803,70cyclictest0-21swapper/221:57:432
1461099803,70cyclictest0-21swapper/219:06:582
1461099802,72cyclictest0-21swapper/221:14:402
1461099802,42cyclictest14103-21ssh20:21:552
165002790,3sleep041ktimersoftd/020:23:200
1461099794,70cyclictest0-21swapper/221:30:212
1461099794,41cyclictest8006-21cpuspeed_turbos20:12:112
1461099793,69cyclictest11203-21munin-node17:37:372
1461099793,68cyclictest693-21cstates21:37:072
1460899793,27cyclictest0-21swapper/118:33:161
1461099784,69cyclictest0-21swapper/219:53:492
1461099784,68cyclictest0-21swapper/220:37:262
1461099784,68cyclictest0-21swapper/219:27:282
1461099784,68cyclictest0-21swapper/218:42:152
1461099784,55cyclictest0-21swapper/221:02:242
1461099784,55cyclictest0-21swapper/221:02:242
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional