You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-02 - 13:30

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Thu Apr 02, 2026 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2926621630,5sleep041ktimersoftd/005:21:450
1430721070,6sleep20-21swapper/206:21:362
86352890,3sleep3361ktimersoftd/308:56:253
2990399798,47cyclictest15103-21awk09:06:150
319862770,5sleep12990499cyclictest08:41:391
29904997746,12cyclictest0-21swapper/110:01:481
29903997344,8cyclictest14842-21gltestperf08:16:350
29905996927,26cyclictest23495-21ps09:16:442
29904996843,13cyclictest0-21swapper/108:29:001
29903996836,12cyclictest0-21swapper/010:10:260
29904996738,12cyclictest0-21swapper/109:36:471
29903996738,14cyclictest0-21swapper/007:56:280
29903996737,12cyclictest0-21swapper/008:45:160
29992663,55sleep00-21swapper/009:36:140
2990499664,54cyclictest0-21swapper/110:36:121
29904996639,9cyclictest8072-21runrttasks08:55:131
29904996637,13cyclictest0-21swapper/110:51:321
2990499663,46cyclictest847-21awk10:21:121
29903996634,12cyclictest0-21swapper/008:24:430
2990399663,55cyclictest0-21swapper/008:46:280
2990399663,55cyclictest0-21swapper/007:36:360
29904996537,13cyclictest0-21swapper/109:16:351
29903996536,13cyclictest0-21swapper/008:39:460
2990399653,55cyclictest0-21swapper/009:06:400
2990399653,55cyclictest0-21swapper/009:06:400
227692654,11sleep30-21swapper/310:51:403
29904996438,13cyclictest0-21swapper/107:26:341
29904996436,13cyclictest0-21swapper/110:21:451
29904996436,13cyclictest0-21swapper/110:21:451
29904996434,13cyclictest0-21swapper/107:46:501
29904996434,13cyclictest0-21swapper/107:46:501
29904996434,11cyclictest0-21swapper/109:46:231
2990499643,45cyclictest0-21swapper/107:41:351
29903996437,13cyclictest0-21swapper/009:21:310
29903996434,13cyclictest0-21swapper/006:31:210
29903996434,13cyclictest0-21swapper/006:31:210
2990399643,54cyclictest0-21swapper/007:26:360
29906996322,26cyclictest21527-21processes10:01:423
2990599634,53cyclictest0-21swapper/208:49:032
2990499636,50cyclictest0-21swapper/109:41:431
2990499636,50cyclictest0-21swapper/108:11:291
29904996337,13cyclictest0-21swapper/107:51:311
29904996337,12cyclictest0-21swapper/108:10:331
29904996336,13cyclictest0-21swapper/106:08:401
2990399634,50cyclictest0-21swapper/008:26:280
29903996331,19cyclictest0-21swapper/010:16:410
29904996240,9cyclictest17376-21switchtime06:26:531
29904996240,9cyclictest17376-21switchtime06:26:531
29904996239,11cyclictest0-21swapper/109:26:331
29904996237,12cyclictest0-21swapper/110:43:551
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional