You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-19 - 00:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Tue Nov 18, 2025 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
60421440,10sleep131899cyclictest07:02:501
3129910336,61cyclictest0-21swapper/010:38:000
243799980,5rtkit-daemon0-21swapper/207:56:432
31299923,43cyclictest11666-21cpuspeed_turbos10:47:400
31299923,43cyclictest11666-21cpuspeed_turbos10:47:400
320999022,9cyclictest26888-21telnet12:27:383
312998932,11cyclictest5677-21tr11:42:400
32099863,41cyclictest729-21cpuspeed_turbos11:32:393
32099863,41cyclictest729-21cpuspeed_turbos11:32:393
312998623,13cyclictest0-21swapper/009:02:300
243799860,5rtkit-daemon2436-21rtkit-daemon08:08:051
243799850,6rtkit-daemon0-21swapper/007:34:062
32099844,36cyclictest16523-21tr08:42:463
312998433,8cyclictest1243-21snmpd09:16:270
312998429,8cyclictest17276-21munin-node12:07:570
243799840,8rtkit-daemon0-21swapper/207:03:003
320998326,14cyclictest0-21swapper/308:02:323
320998326,14cyclictest0-21swapper/308:02:323
320998231,9cyclictest23733-21timerwakeupswit10:03:023
243799780,8rtkit-daemon0-21swapper/207:52:513
320997428,10cyclictest0-21swapper/307:02:353
320997427,10cyclictest0-21swapper/308:42:043
320997427,10cyclictest0-21swapper/308:42:043
243799700,6rtkit-daemon0-21swapper/108:07:570
320996927,10cyclictest0-21swapper/310:22:393
183952682,9sleep20-21swapper/212:07:502
227872674,11sleep20-21swapper/207:47:512
31999653,36cyclictest0-21swapper/207:42:492
31999635,32cyclictest0-21swapper/210:17:402
31999635,31cyclictest0-21swapper/207:18:062
319996322,14cyclictest0-21swapper/209:32:562
318996343,14cyclictest0-21swapper/107:17:471
31299633,52cyclictest0-21swapper/010:26:310
31999624,39cyclictest0-21swapper/210:08:012
31999624,39cyclictest0-21swapper/210:08:012
31999624,31cyclictest0-21swapper/210:43:002
31999619,23cyclictest10097-21munin-node11:52:442
31999614,31cyclictest0-21swapper/210:33:052
31999614,30cyclictest0-21swapper/210:52:522
318996143,12cyclictest0-21swapper/111:32:361
318996143,12cyclictest0-21swapper/111:32:361
31999605,30cyclictest0-21swapper/209:47:562
31999605,14cyclictest0-21swapper/211:46:532
31999605,14cyclictest0-21swapper/210:13:012
31999604,31cyclictest0-21swapper/207:37:572
319996022,13cyclictest0-21swapper/211:27:382
319996013,38cyclictest0-21swapper/210:32:252
318996040,13cyclictest0-21swapper/112:02:441
31999595,47cyclictest0-21swapper/211:47:472
31999595,47cyclictest0-21swapper/208:47:462
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional