You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-19 - 06:40

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Tue May 19, 2026 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1270699922,82cyclictest240101munin-node21:32:531
259212910,5sleep125922-21cat17:08:111
1270699893,49cyclictest0-21swapper/122:02:401
1270699884,76cyclictest0-21swapper/120:28:571
1270699883,53cyclictest31096-21cpuspeed_turbos21:42:461
1270699874,65cyclictest0-21swapper/120:42:331
1270699874,63cyclictest0-21swapper/119:43:061
1270699874,63cyclictest0-21swapper/119:43:061
1270699873,78cyclictest0-21swapper/120:35:091
1270699873,77cyclictest0-21swapper/121:32:051
1270699864,74cyclictest0-21swapper/121:47:531
1270699864,64cyclictest0-21swapper/119:37:501
1270699863,77cyclictest0-21swapper/118:51:341
1270699863,75cyclictest30785-21ssh20:07:131
1270699854,74cyclictest0-21swapper/120:52:251
1270699854,62cyclictest0-21swapper/121:12:521
1270699854,56cyclictest0-21swapper/118:43:011
1270699853,74cyclictest0-21swapper/121:53:531
1270699853,46cyclictest121850irq/46-eth020:52:481
1270699849,67cyclictest18092-21cpuspeed_turbos19:47:511
1270699844,72cyclictest4523-21cpuspeed_turbos19:27:501
1270699844,63cyclictest0-21swapper/116:57:421
1270699843,74cyclictest0-21swapper/119:19:391
1270699834,72cyclictest0-21swapper/121:38:031
1270699834,72cyclictest0-21swapper/118:18:131
1270699834,71cyclictest1308-21diskstats19:22:521
1270699834,64cyclictest0-21swapper/119:52:561
1270699834,57cyclictest0-21swapper/121:57:471
1270699833,73cyclictest0-21swapper/121:03:221
1270699833,73cyclictest0-21swapper/120:57:471
1270699833,73cyclictest0-21swapper/120:57:471
1270699833,73cyclictest0-21swapper/120:24:451
1270699833,73cyclictest0-21swapper/119:03:401
1270699833,73cyclictest0-21swapper/119:03:401
1270699833,72cyclictest0-21swapper/119:11:051
1270699833,71cyclictest16421-21sh22:07:541
1270699833,62cyclictest14824-21runrttasks18:54:191
1270699824,71cyclictest0-21swapper/119:33:081
1270699824,71cyclictest0-21swapper/117:13:011
1270699823,72cyclictest3314-21iostat20:12:551
1270699823,72cyclictest0-21swapper/119:00:061
1270699823,71cyclictest14174-21sort21:17:491
1270699813,71cyclictest7051munin-node18:33:091
1270699813,70cyclictest1287-21snmpd16:58:401
1270699813,70cyclictest1287-21snmpd16:58:401
1270699813,70cyclictest0-21swapper/119:57:491
1270699813,60cyclictest1419-21runrttasks20:43:571
1270699813,59cyclictest29282-21sh18:22:591
1270699813,59cyclictest29282-21sh18:22:591
1270699813,51cyclictest14450-21munin-node17:52:511
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional