You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-09 - 16:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Thu Jul 09, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2413599964,28cyclictest0-21swapper/006:56:280
2413599954,27cyclictest0-21swapper/007:03:210
24135999530,58cyclictest0-21swapper/011:21:120
2413599953,28cyclictest0-21swapper/010:06:110
2413599949,26cyclictest0-21swapper/011:26:230
2413599944,28cyclictest0-21swapper/011:11:120
2413599934,82cyclictest0-21swapper/010:56:200
2413599934,29cyclictest0-21swapper/010:30:510
2413599933,24cyclictest21170-21ssh10:11:110
2413599927,25cyclictest0-21swapper/009:56:160
2413599925,25cyclictest0-21swapper/011:56:080
189592920,14sleep22413899cyclictest11:43:222
2413599913,16cyclictest16873-21diskmemload11:41:190
2413599905,26cyclictest0-21swapper/009:34:000
2413599903,81cyclictest0-21swapper/011:49:090
2413599903,81cyclictest0-21swapper/011:49:090
2413599894,26cyclictest0-21swapper/009:36:270
24135998928,54cyclictest0-21swapper/010:36:230
24135998917,12cyclictest0-21swapper/009:03:360
2413599887,24cyclictest0-21swapper/011:19:350
2413599884,24cyclictest0-21swapper/009:26:250
2413599884,13cyclictest0-21swapper/010:21:010
2413599884,13cyclictest0-21swapper/010:21:010
2413599883,9cyclictest26650-21latency_hist06:36:000
2413599883,77cyclictest0-21swapper/009:20:120
2413599883,28cyclictest0-21swapper/009:55:370
2413599875,26cyclictest0-21swapper/008:41:300
2413599874,76cyclictest0-21swapper/008:33:200
2413599874,76cyclictest0-21swapper/008:33:200
2413599874,31cyclictest0-21swapper/008:54:110
2413599873,10cyclictest1124-21snmpd08:47:110
2413599867,24cyclictest0-21swapper/008:57:520
2413599864,27cyclictest0-21swapper/009:21:080
2413599864,24cyclictest0-21swapper/010:33:100
24135998630,49cyclictest8551-21taskset10:41:010
2413599863,8cyclictest25103-21unixbench_singl11:51:210
2413599863,76cyclictest0-21swapper/008:14:500
24135998610,20cyclictest0-21swapper/011:05:020
24135998610,20cyclictest0-21swapper/011:05:020
2413599856,25cyclictest0-21swapper/011:39:440
2413599846,8cyclictest25182-21ssh11:06:000
2413599845,33cyclictest0-21swapper/009:47:560
2413599845,33cyclictest0-21swapper/009:47:560
2413599845,30cyclictest0-21swapper/010:50:520
2413599845,20cyclictest0-21swapper/009:14:360
2413599844,33cyclictest0-21swapper/010:16:310
2413599844,31cyclictest0-21swapper/007:46:170
2413599844,12cyclictest0-21swapper/008:36:100
24135998412,9cyclictest16873-21diskmemload09:41:120
2413599834,31cyclictest14128-21rm10:01:060
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional