You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-18 - 18:41

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Sat Jul 18, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2194991230,6rtkit-daemon2193-21rtkit-daemon08:41:291
219499990,5rtkit-daemon2193-21rtkit-daemon09:58:263
12540999537,10cyclictest5498-21crond09:07:251
1253699943,84cyclictest0-21swapper/009:29:510
1253699943,82cyclictest0-21swapper/011:02:560
1253699924,80cyclictest0-21swapper/010:17:410
12540999136,10cyclictest5271-21diskmemload10:02:401
1253699913,80cyclictest6844-21munin-run11:22:190
1253699913,80cyclictest29171-21taskset09:37:570
12540999035,13cyclictest0-21swapper/110:32:401
1253699904,79cyclictest0-21swapper/009:57:440
1253699904,79cyclictest0-21swapper/008:58:030
1253699904,79cyclictest0-21swapper/008:37:370
1253699904,79cyclictest0-21swapper/008:07:470
1253699904,78cyclictest0-21swapper/009:52:380
1253699904,77cyclictest0-21swapper/010:02:550
1253699903,80cyclictest0-21swapper/006:22:510
1253699903,78cyclictest15743-21ssh10:47:540
1253699903,78cyclictest15743-21ssh10:47:540
1253699903,61cyclictest22762-21ssh10:57:540
1254099895,32cyclictest0-21swapper/109:57:591
1253699894,68cyclictest0-21swapper/011:29:310
1253699894,68cyclictest0-21swapper/011:29:310
1253699893,79cyclictest0-21swapper/008:27:420
1253699893,52cyclictest19977-21runrttasks10:10:450
1253699893,51cyclictest0-21swapper/011:34:330
1253699893,51cyclictest0-21swapper/011:34:330
1253699893,49cyclictest0-21swapper/009:09:240
1254099886,31cyclictest0-21swapper/111:22:561
1253699884,77cyclictest0-21swapper/009:34:120
1253699884,77cyclictest0-21swapper/009:34:120
1253699884,77cyclictest0-21swapper/008:47:390
1253699884,76cyclictest0-21swapper/010:52:400
1253699884,76cyclictest0-21swapper/010:52:400
1253699884,75cyclictest29556-21irqstats11:07:430
1253699884,75cyclictest0-21swapper/010:36:090
1253699884,65cyclictest0-21swapper/008:43:460
1253699883,77cyclictest0-21swapper/008:52:270
1253699883,77cyclictest0-21swapper/008:52:270
1253699883,49cyclictest0-21swapper/009:46:380
1253699883,48cyclictest0-21swapper/011:25:110
93012870,6sleep19302-21cat08:27:401
219499870,5rtkit-daemon2193-21rtkit-daemon09:52:113
1253699874,76cyclictest0-21swapper/011:46:180
1253699874,76cyclictest0-21swapper/011:12:370
1253699874,76cyclictest0-21swapper/007:12:300
1253699874,75cyclictest0-21swapper/008:34:170
1253699874,75cyclictest0-21swapper/007:37:540
1253699874,74cyclictest0-21swapper/009:12:460
1253699873,78cyclictest0-21swapper/011:51:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional