You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-11 - 03:41

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Wed Mar 11, 2026 00:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
209719910510,27cyclictest19311-21cpuspeed_turbos23:07:310
209729910112,13cyclictest0-21swapper/121:02:521
209729910112,13cyclictest0-21swapper/121:02:521
209719910028,12cyclictest0-21swapper/020:37:460
1705521000,9sleep12097299cyclictest23:02:461
1705521000,9sleep12097299cyclictest23:02:461
20971999716,18cyclictest0-21swapper/021:01:050
2097299934,20cyclictest0-21swapper/117:47:301
2097199938,29cyclictest0-21swapper/018:12:410
2097299913,24cyclictest0-21swapper/119:49:081
2097199914,28cyclictest0-21swapper/021:07:220
2097199914,28cyclictest0-21swapper/021:07:220
2097299894,24cyclictest4902-21tune2fs21:57:371
2097299893,67cyclictest0-21swapper/121:17:221
20971998922,30cyclictest0-21swapper/019:50:570
20972998821,8cyclictest1287-21snmpd22:44:451
2097299873,77cyclictest0-21swapper/120:03:191
2097299853,74cyclictest3177-21cpuspeed_turbos21:07:351
20972998518,8cyclictest13494-21diskmemload22:11:101
2097299847,13cyclictest0-21swapper/121:46:541
2097299847,13cyclictest0-21swapper/121:46:541
2097299844,71cyclictest2817-21gltestperf20:17:431
2097299844,13cyclictest0-21swapper/122:48:191
20972998423,54cyclictest14478-21unixbench_multi18:38:011
20972998422,55cyclictest11247-21gltestperf18:32:471
2097299835,23cyclictest0-21swapper/123:00:411
2097299834,13cyclictest0-21swapper/120:42:421
2097299833,7cyclictest121850irq/46-eth020:40:371
2097299833,23cyclictest0-21swapper/120:07:591
20972998322,7cyclictest13678-21rm20:33:431
20972998319,42cyclictest0-21swapper/118:12:521
20972998317,8cyclictest1287-21snmpd21:56:371
20972998317,50cyclictest0-21swapper/122:37:341
20972998312,11cyclictest0-21swapper/122:30:411
2097299829,18cyclictest0-21swapper/123:12:461
2097299824,71cyclictest31599-21sed21:47:541
2097299824,24cyclictest0-21swapper/122:23:381
2097299824,24cyclictest0-21swapper/122:23:381
2097299824,24cyclictest0-21swapper/120:50:261
2097299824,21cyclictest18233-21diskstats22:17:351
2097299824,19cyclictest0-21swapper/118:49:551
2097299824,11cyclictest0-21swapper/121:19:171
2097299823,72cyclictest0-21swapper/122:55:291
2097299823,72cyclictest0-21swapper/122:12:311
2097299823,23cyclictest15347-21nscd23:07:351
20972998222,54cyclictest8438-21gltestperf22:02:391
20972998212,12cyclictest0-21swapper/122:32:321
2097299814,24cyclictest0-21swapper/121:40:531
2097299813,70cyclictest0-21swapper/121:34:401
2097299813,57cyclictest0-21swapper/120:22:521
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional