You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-28 - 00:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Mon Jul 27, 2026 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15109991035,35cyclictest0-21swapper/009:55:390
15109991034,90cyclictest0-21swapper/011:09:270
1510999983,8cyclictest1227-21runrttasks10:08:100
1511299944,82cyclictest0-21swapper/207:31:042
1511299944,26cyclictest0-21swapper/206:16:412
1510999944,27cyclictest0-21swapper/007:04:250
1510999944,27cyclictest0-21swapper/007:04:250
1510999944,26cyclictest0-21swapper/010:33:390
1510999943,85cyclictest0-21swapper/009:11:080
1510999943,84cyclictest7846-21diskmemload09:44:280
1510999943,84cyclictest7846-21diskmemload09:44:280
1511299937,21cyclictest0-21swapper/209:09:172
1511299934,27cyclictest0-21swapper/210:54:062
1511299934,26cyclictest0-21swapper/210:39:372
1510999933,82cyclictest23302-21uniq10:14:130
1511299925,21cyclictest0-21swapper/208:49:212
1511299924,27cyclictest0-21swapper/209:58:322
1511299924,26cyclictest0-21swapper/208:39:292
1511299923,71cyclictest0-21swapper/210:31:592
1510999925,26cyclictest0-21swapper/009:04:210
1510999925,26cyclictest0-21swapper/009:04:210
1510999924,80cyclictest0-21swapper/009:35:430
1510999924,24cyclictest0-21swapper/010:34:130
1510999923,21cyclictest19046-21ssh09:19:100
15109999225,11cyclictest21133-21unixbench-2d10:09:290
1511299915,24cyclictest0-21swapper/211:01:532
1511299915,24cyclictest0-21swapper/209:07:162
1511299915,24cyclictest0-21swapper/209:07:162
1511299914,25cyclictest0-21swapper/211:24:302
1510999914,80cyclictest0-21swapper/009:25:080
1511299904,79cyclictest0-21swapper/208:21:512
1511299903,23cyclictest24779-21ssh11:04:252
1511299903,23cyclictest24779-21ssh11:04:252
1510999905,77cyclictest0-21swapper/011:30:360
1510999904,29cyclictest0-21swapper/006:54:370
15109999033,51cyclictest0-21swapper/010:19:320
1510999903,80cyclictest0-21swapper/011:34:060
1510999903,24cyclictest0-21swapper/010:58:330
1511299895,28cyclictest0-21swapper/210:44:032
1511299894,28cyclictest0-21swapper/208:54:402
1511299894,28cyclictest0-21swapper/208:04:282
1511299894,24cyclictest0-21swapper/211:21:312
1511299894,23cyclictest1124-21snmpd10:15:322
1510999894,28cyclictest0-21swapper/011:42:280
1510999893,77cyclictest0-21swapper/011:19:080
15109998913,10cyclictest107550irq/46-eth010:39:160
1511299885,74cyclictest0-21swapper/210:06:462
1511299885,26cyclictest0-21swapper/209:14:342
1511299885,22cyclictest0-21swapper/209:34:402
1511299885,15cyclictest0-21swapper/210:34:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional