You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-09 - 05:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot6s.osadl.org (updated Thu Apr 09, 2026 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
21832991014,8cyclictest121850irq/46-eth021:40:220
2183899984,48cyclictest0-21swapper/319:52:533
2183799973,87cyclictest0-21swapper/220:02:232
2183899964,49cyclictest0-21swapper/322:12:443
2183299963,25cyclictest31666-21basename17:40:270
2183899954,43cyclictest25885-21crond22:00:073
21837999529,13cyclictest0-21swapper/218:00:452
2183299954,66cyclictest0-21swapper/021:35:070
2183299954,16cyclictest0-21swapper/021:56:310
2183299953,9cyclictest121850irq/46-eth022:00:360
21832999523,50cyclictest0-21swapper/019:33:570
21832999519,10cyclictest0-21swapper/022:34:510
2183899945,45cyclictest0-21swapper/320:38:363
2183899944,83cyclictest0-21swapper/320:17:193
2183899944,83cyclictest0-21swapper/320:17:193
2183899944,46cyclictest0-21swapper/319:22:473
2183799945,82cyclictest0-21swapper/221:30:232
2183799945,80cyclictest0-21swapper/218:15:322
2183799943,84cyclictest0-21swapper/221:55:332
21832999432,45cyclictest0-21swapper/022:29:210
21832999425,52cyclictest0-21swapper/018:15:340
21832999425,49cyclictest0-21swapper/020:35:170
2183899935,45cyclictest21862-21if_err_eth022:40:263
21837999336,48cyclictest3440-21grep17:45:502
2183799933,24cyclictest0-21swapper/220:15:412
2183799933,24cyclictest0-21swapper/220:15:412
21837999329,12cyclictest0-21swapper/219:24:472
2183299934,27cyclictest14563-21diskmemload19:55:300
21832999320,12cyclictest0-21swapper/020:40:400
2183899924,80cyclictest0-21swapper/320:43:543
2183899924,48cyclictest0-21swapper/321:31:353
2183899924,47cyclictest0-21swapper/318:00:413
2183899924,46cyclictest0-21swapper/322:39:243
2183899924,43cyclictest0-21swapper/322:18:033
21837999231,9cyclictest22053-21munin-node17:20:362
21837999231,44cyclictest0-21swapper/222:45:212
2183299924,80cyclictest0-21swapper/020:50:090
2183299924,25cyclictest0-21swapper/019:48:160
2183299924,24cyclictest0-21swapper/022:45:200
21832999226,51cyclictest0-21swapper/021:15:240
21832999224,52cyclictest0-21swapper/019:20:180
21832999218,9cyclictest121850irq/46-eth022:20:280
2183899914,46cyclictest0-21swapper/321:49:323
2183799914,79cyclictest20962-21yum-updatesd-he21:04:352
2183799913,8cyclictest121850irq/46-eth021:15:272
2183799913,32cyclictest0-21swapper/220:27:412
2183299915,24cyclictest0-21swapper/022:08:210
2183299914,25cyclictest0-21swapper/021:35:270
2183299914,25cyclictest0-21swapper/021:35:270
2183299914,24cyclictest0-21swapper/019:52:440
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional