You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Fri May 09, 2025 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1682399927813,78cyclictest17278-21df_inode19:10:151
1682299844733,79cyclictest0-21swapper/019:10:150
1682299497416,68cyclictest0-21swapper/020:10:190
164992442421,15sleep10-21swapper/119:07:071
1682399380296,69cyclictest6822-21iostat20:10:191
165322260237,16sleep00-21swapper/019:07:230
216899980,5rtkit-daemon2167-21rtkit-daemon00:15:441
216899960,4rtkit-daemon2167-21rtkit-daemon23:47:571
216899960,4rtkit-daemon2167-21rtkit-daemon21:00:151
216899950,4rtkit-daemon2167-21rtkit-daemon23:40:581
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional