You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-29 - 00:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Sat Jun 28, 2025 12:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4504999514,14cyclictest0-21swapper/107:10:101
450399928855,65cyclictest0-21swapper/007:10:100
450499820777,29cyclictest0-21swapper/107:50:271
450399815742,37cyclictest19748-21strings07:50:270
44432673654,13sleep10-21swapper/107:09:451
294982840,3sleep129500-21sed11:20:301
249432830,17sleep0450399cyclictest12:09:320
216899830,4rtkit-daemon2167-21rtkit-daemon12:10:221
450399794,69cyclictest0-21swapper/010:58:580
450499788,21cyclictest0-21swapper/112:35:291
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional