You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-16 - 01:10
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Sat Nov 15, 2025 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
184162884865,13sleep10-21swapper/107:09:421
183322606582,17sleep00-21swapper/007:08:510
1848399533453,52cyclictest4524-21aten2.4-expect08:00:121
18483994814,460cyclictest0-21swapper/107:10:041
1848199349293,49cyclictest0-21swapper/007:10:040
589721320,4sleep15898-21sh11:12:321
216899960,11rtkit-daemon0-21swapper/011:58:050
211662930,4sleep021165-21munin-node07:15:220
18483999213,62cyclictest0-21swapper/107:56:001
18483999112,61cyclictest0-21swapper/111:09:581
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional