You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-29 - 06:24
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack1slot8.osadl.org (updated Fri Nov 28, 2025 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1616899859804,39cyclictest0-21swapper/108:18:371
158352858835,16sleep10-21swapper/107:07:031
1616799797744,44cyclictest0-21swapper/008:18:360
158072568544,16sleep00-21swapper/007:06:440
1616899386344,27cyclictest0-21swapper/107:10:141
1616799354280,38cyclictest16559-21df07:10:150
2168991030,4rtkit-daemon2167-21rtkit-daemon12:20:161
216899950,4rtkit-daemon2167-21rtkit-daemon07:25:461
216899940,4rtkit-daemon2167-21rtkit-daemon08:50:371
16167999313,64cyclictest0-21swapper/010:04:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional