You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-02 - 08:19
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot8.osadl.org (updated Wed Sep 02, 2026 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1403321003983,13sleep10-21swapper/119:08:351
14217995074,465cyclictest0-21swapper/100:31:231
1421699423343,68cyclictest15032-21cut19:10:220
1421799380330,30cyclictest0-21swapper/119:10:211
1421699354300,48cyclictest14215-21cyclictest00:20:420
1421799321283,10cyclictest251rcuc/100:20:431
228699860,4rtkit-daemon2285-21rtkit-daemon22:28:311
232502850,4sleep014215-21cyclictest23:05:000
228699840,4rtkit-daemon2285-21rtkit-daemon21:19:401
228699840,4rtkit-daemon2285-21rtkit-daemon21:19:391
14216997546,22cyclictest0-21swapper/000:10:290
46042710,4sleep14602-21grep21:30:171
228699690,4rtkit-daemon2285-21rtkit-daemon22:59:221
14216996949,15cyclictest0-21swapper/020:19:090
14216996947,17cyclictest0-21swapper/023:55:180
14216996947,17cyclictest0-21swapper/000:33:170
14216996946,17cyclictest0-21swapper/023:31:330
252002680,3sleep0221rcuc/022:08:010
14216996747,15cyclictest0-21swapper/022:44:430
14216996743,17cyclictest0-21swapper/000:03:070
14216996645,16cyclictest0-21swapper/023:15:340
14216996645,16cyclictest0-21swapper/022:15:000
14216996643,17cyclictest0-21swapper/000:17:010
14216996641,19cyclictest0-21swapper/022:35:230
14216996640,21cyclictest0-21swapper/023:47:200
14216996444,15cyclictest0-21swapper/022:04:410
14216996436,23cyclictest0-21swapper/021:30:220
14216996436,22cyclictest0-21swapper/023:26:330
14216996342,16cyclictest0-21swapper/023:20:110
14216996342,16cyclictest0-21swapper/020:35:130
14216996342,16cyclictest0-21swapper/020:35:130
14216996338,20cyclictest0-21swapper/021:36:260
14216996335,22cyclictest0-21swapper/023:51:240
14216996240,17cyclictest0-21swapper/020:50:180
14216996240,17cyclictest0-21swapper/000:35:510
1406426223,27sleep00-21swapper/019:08:490
14216996139,17cyclictest0-21swapper/021:50:210
14216996139,17cyclictest0-21swapper/000:26:150
14216996138,17cyclictest0-21swapper/020:00:190
14216996136,21cyclictest0-21swapper/023:43:150
14216996132,24cyclictest0-21swapper/022:25:460
228699600,5rtkit-daemon2285-21rtkit-daemon21:13:491
1421799604,45cyclictest0-21swapper/119:30:591
14216996039,16cyclictest0-21swapper/021:10:120
14216996037,18cyclictest0-21swapper/023:36:570
14216996037,18cyclictest0-21swapper/021:20:220
14216996037,18cyclictest0-21swapper/021:20:220
14216996037,17cyclictest0-21swapper/023:10:130
14216996035,20cyclictest0-21swapper/019:36:300
14216996024,29cyclictest0-21swapper/022:50:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional