You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-24 - 15:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Mon Nov 24, 2025 12:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
100092980,0sleep20-21swapper/211:45:122
251432810,2sleep03186899cyclictest09:58:330
28342640,1sleep12831-21lspci11:58:171
126362640,1sleep112635-21sshd12:09:431
254862590,2sleep13187499cyclictest12:35:231
265372570,0sleep30-21swapper/309:40:133
172152570,0sleep00-21swapper/012:16:590
63592540,0sleep20-21swapper/209:52:432
89912530,1sleep30-21swapper/311:19:543
208862530,1sleep0101ktimersoftd/010:20:000
141552530,0sleep20-21swapper/211:09:042
291572520,1sleep029155-21sshd12:11:230
24642520,0sleep20-21swapper/211:40:162
289452510,0sleep10-21swapper/109:51:331
37842490,0sleep00-21swapper/010:28:490
263832490,0sleep10-21swapper/110:20:291
159722450,0sleep00-21swapper/009:28:010
239472410,2sleep33188199cyclictest10:05:453
105872410,2sleep13187499cyclictest09:34:431
3168122615,7sleep10-21swapper/107:08:531
3171222311,7sleep30-21swapper/307:09:153
3143522311,7sleep20-21swapper/207:05:452
3146822210,7sleep00-21swapper/007:06:120
312052180,0sleep00-21swapper/012:39:290
299172180,0sleep10-21swapper/109:22:211
255842170,0sleep20-21swapper/211:10:172
252872170,0sleep10-21swapper/110:27:381
31868991615,0cyclictest19664-21kworker/0:111:12:290
301482160,0sleep00-21swapper/012:21:550
192412160,1sleep10-21swapper/109:46:561
187682160,0sleep10-21swapper/111:27:571
31868991414,0cyclictest30605-21kworker/0:109:49:260
31868991413,0cyclictest1584-21kworker/0:109:38:520
249082140,0sleep124910-21bash10:41:551
90952130,0sleep29092-21lspci09:56:432
31868991312,0cyclictest9786-21kworker/0:212:04:080
31868991312,0cyclictest27911-21lspci11:03:320
31868991312,0cyclictest26387-21lspci10:20:300
31868991312,0cyclictest13469-21kworker/0:010:04:520
31868991311,1cyclictest20291-21sshd12:27:550
29542130,0sleep30-21swapper/309:45:103
223942130,0sleep20-21swapper/212:00:222
176402130,0sleep10-21swapper/111:05:461
162262130,0sleep20-21swapper/212:37:562
15762130,0sleep2311rcuc/211:32:592
86352120,0sleep30-21swapper/312:05:443
31881991211,0cyclictest0-21swapper/311:00:053
31881991210,1cyclictest1901-21sshd11:22:363
3188199120,11cyclictest21024-21lspci10:52:153
3188199120,11cyclictest1122-21sshd10:46:253
3188199120,11cyclictest0-21swapper/309:50:163
31874991210,1cyclictest0-21swapper/111:31:461
3187499120,11cyclictest13203-21bash10:00:461
3187499120,11cyclictest1011-21sshd12:21:161
3187499120,11cyclictest0-21swapper/112:26:271
3187499120,11cyclictest0-21swapper/110:45:161
31868991211,0cyclictest30605-21kworker/0:109:50:400
31868991211,0cyclictest17749-21kworker/0:211:29:590
31868991210,1cyclictest16683-21lspci09:43:070
239312120,1sleep1241ktimersoftd/109:09:361
222542120,0sleep0111rcuc/010:30:420
190872120,0sleep3391rcuc/309:35:333
168522120,2sleep03186899cyclictest11:09:220
164822120,0sleep00-21swapper/010:48:120
3188199119,1cyclictest15958-21lspci12:30:553
31881991110,0cyclictest75550irq/24-eno1-rx-09:15:353
31881991110,0cyclictest0-21swapper/310:27:053
31881991110,0cyclictest0-21swapper/309:09:153
3188199110,10cyclictest22511-21lspci12:24:363
3188199110,10cyclictest0-21swapper/310:18:063
3188099119,1cyclictest23873-21sshd11:57:072
31880991110,0cyclictest0-21swapper/210:03:452
3188099110,10cyclictest0-21swapper/210:54:452
3188099110,10cyclictest0-21swapper/210:39:152
3188099110,0cyclictest0-21swapper/209:48:152
31874991110,0cyclictest0-21swapper/111:23:561
31874991110,0cyclictest0-21swapper/109:40:071
3187499110,10cyclictest0-21swapper/112:12:371
3187499110,10cyclictest0-21swapper/110:58:171
3187499110,10cyclictest0-21swapper/110:36:561
3187499110,0cyclictest32170-21sshd09:18:561
3186899119,1cyclictest9-21ksoftirqd/011:25:000
31868991110,0cyclictest8303-21lspci09:16:040
31868991110,0cyclictest13469-21kworker/0:010:09:450
31868991110,0cyclictest0-21swapper/011:52:440
31868991110,0cyclictest0-21swapper/011:41:440
31868991110,0cyclictest0-21swapper/010:41:430
3186899110,10cyclictest0-21swapper/010:37:530
3186899110,0cyclictest0-21swapper/011:19:240
3186899110,0cyclictest0-21swapper/009:32:030
3188199109,0cyclictest0-21swapper/312:04:253
3188199109,0cyclictest0-21swapper/311:12:553
3188199109,0cyclictest0-21swapper/309:31:353
3188199108,1cyclictest618-13audispd10:37:253
3188099109,0cyclictest0-21swapper/212:21:362
3188099109,0cyclictest0-21swapper/212:14:072
3188099109,0cyclictest0-21swapper/211:26:462
3188099109,0cyclictest0-21swapper/211:04:352
3188099109,0cyclictest0-21swapper/210:48:152
3188099109,0cyclictest0-21swapper/210:14:452
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional