You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-24 - 06:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Mon Nov 24, 2025 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1625721050,0sleep20-21swapper/222:33:332
205892980,0sleep00-21swapper/023:47:320
117662980,0sleep211767-21sshd21:19:362
117662980,0sleep211767-21sshd21:19:352
167492910,1sleep216744-21lspci21:39:212
196602830,2sleep02905099cyclictest00:03:260
143902780,1sleep014389-21bash22:20:340
198362610,1sleep319838-21bash00:29:283
5392600,1sleep1616-17auditd21:56:511
168442600,0sleep316841-21sshd21:48:563
106462590,0sleep10-21swapper/121:41:541
184402560,0sleep20-21swapper/200:29:192
298052550,0sleep20-21swapper/223:13:212
258812550,1sleep125883-21sshd23:25:421
272312540,0sleep20-21swapper/221:40:182
188082540,0sleep20-21swapper/221:23:272
35882530,1sleep0101ktimersoftd/022:25:490
282042530,0sleep30-21swapper/319:05:183
277282530,0sleep20-21swapper/221:27:322
248392530,0sleep00-21swapper/021:33:440
132102530,1sleep3121rcu_preempt00:35:213
232942520,1sleep1241ktimersoftd/123:38:131
218072520,2sleep32906999cyclictest22:40:223
152302520,2sleep32906999cyclictest22:04:463
46422510,0sleep14644-21bash23:10:491
272562500,0sleep30-21swapper/320:20:213
184042500,0sleep218396-21bash23:28:112
310032480,0sleep30-21swapper/322:47:433
22042480,0sleep30-21swapper/323:20:163
153132470,0sleep20-21swapper/221:32:442
263632460,0sleep00-21swapper/023:38:320
162012460,0sleep016193-21sshd21:16:440
162012460,0sleep016193-21sshd21:16:440
52532450,0sleep30-21swapper/323:52:233
85642360,0sleep20-21swapper/223:01:362
2860622716,7sleep10-21swapper/119:05:371
285772229,7sleep20-21swapper/219:05:222
154832220,0sleep10-21swapper/122:07:561
2892222110,7sleep00-21swapper/019:09:360
16312190,0sleep20-21swapper/200:24:162
230542170,0sleep20-21swapper/221:52:432
29062991615,0cyclictest21090-21lspci23:31:342
57242150,1sleep00-21swapper/023:14:130
52222150,1sleep25220-21lspci22:54:552
253702150,1sleep30-21swapper/323:41:353
253702150,1sleep30-21swapper/323:41:343
196612150,0sleep00-21swapper/021:20:170
156162150,0sleep015605-21sshd23:24:490
77342140,0sleep10-21swapper/100:05:231
46222140,0sleep00-21swapper/021:44:320
318342140,0sleep30-21swapper/322:06:183
29062991413,0cyclictest30643-21lspci22:09:292
29062991413,0cyclictest20782-21lspci00:16:172
161122140,0sleep0111rcuc/022:46:130
148602140,0sleep10-21swapper/122:17:251
67002130,0sleep10-21swapper/121:22:141
45622130,1sleep14558-21lspci23:45:531
317952130,0sleep00-21swapper/023:32:380
309062130,0sleep00-21swapper/021:47:040
2906999130,1cyclictest7618-21bash23:46:123
29062991312,0cyclictest29085-21lspci00:01:072
29057991311,1cyclictest32112-21lspci21:53:381
2905799130,1cyclictest1676-21sshd22:38:281
188432130,0sleep00-21swapper/022:01:500
29069991210,1cyclictest443-21systemd-journal23:16:123
2906999120,1cyclictest0-21swapper/322:56:233
2906299120,11cyclictest0-21swapper/221:58:092
29057991210,1cyclictest684-21polkitd00:03:081
29057991210,1cyclictest24443-21lspci22:11:581
29057991210,1cyclictest0-21swapper/122:20:591
2905799120,11cyclictest0-21swapper/122:00:481
29050991211,0cyclictest0-21swapper/000:05:020
29050991210,1cyclictest700-21gdbus22:31:320
2905099120,1cyclictest25629-21rm22:44:020
2905099120,1cyclictest11649-21sshd23:27:320
2905099120,11cyclictest16635-21sshd23:56:430
2906999119,1cyclictest21345-21lspci22:50:023
29069991110,0cyclictest0-21swapper/323:06:323
29069991110,0cyclictest0-21swapper/321:38:123
2906999110,10cyclictest0-21swapper/322:37:323
2906999110,0cyclictest0-21swapper/321:57:123
2906299118,1cyclictest33-21ksoftirqd/221:14:322
29062991110,0cyclictest23005-21lspci23:54:122
29062991110,0cyclictest0-21swapper/222:18:292
2906299110,0cyclictest0-21swapper/223:17:092
29057991110,0cyclictest0-21swapper/123:54:481
29057991110,0cyclictest0-21swapper/121:39:581
2905799110,10cyclictest0-21swapper/123:24:581
2905799110,10cyclictest0-21swapper/122:57:181
2905799110,10cyclictest0-21swapper/121:13:481
2905099119,1cyclictest619-17sedispatch23:52:120
29050991110,0cyclictest0-21swapper/022:17:120
29050991110,0cyclictest0-21swapper/021:12:220
29050991110,0cyclictest0-21swapper/019:45:210
2905099110,10cyclictest0-21swapper/022:39:020
123142110,1sleep112301-21sshd00:21:581
2906999109,0cyclictest0-21swapper/323:37:423
2906999109,0cyclictest0-21swapper/321:50:433
2906999109,0cyclictest0-21swapper/300:06:433
2906999100,0cyclictest0-21swapper/323:29:523
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional