You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-01 - 02:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Fri May 01, 2026 00:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3179721010,2sleep2144399cyclictest00:34:412
321862770,0sleep20-21swapper/223:58:042
326892740,0sleep30-21swapper/300:12:123
13962690,2sleep1144299cyclictest23:49:501
208762620,0sleep00-21swapper/023:34:390
87542610,0sleep08753-21grep23:11:000
304912590,1sleep130486-21munin-run20:20:001
69432580,0sleep00-21swapper/000:29:420
73372570,0sleep30-21swapper/322:34:303
149992570,1sleep10-21swapper/100:30:191
200842560,0sleep00-21swapper/023:45:450
288472550,0sleep00-21swapper/022:25:060
99662540,0sleep19964-21sshd22:34:441
305502540,0sleep30-21swapper/300:34:343
185442540,0sleep00-21swapper/022:41:000
84012530,1sleep21-21systemd21:12:312
73042520,0sleep00-21swapper/000:18:250
62702520,3sleep30-21swapper/322:54:013
321492520,0sleep00-21swapper/021:48:410
321492520,0sleep00-21swapper/021:48:410
54342510,0sleep00-21swapper/021:12:090
47342510,1sleep30-21swapper/322:08:513
20982510,0sleep30-21swapper/321:51:413
185462510,0sleep20-21swapper/219:50:102
197772500,0sleep30-21swapper/321:21:453
185782500,0sleep10-21swapper/123:00:361
142602500,0sleep10-21swapper/121:29:081
84152490,0sleep1231rcuc/122:11:571
37372490,0sleep00-21swapper/023:50:010
36182490,1sleep13614-21lspci22:00:161
244742490,0sleep20-21swapper/221:53:402
153412490,0sleep00-21swapper/000:05:030
101424938,7sleep00-21swapper/019:06:250
32182480,0sleep20-21swapper/223:10:302
31422480,0sleep23140-21lspci21:48:592
31422480,0sleep23140-21lspci21:48:592
279112480,0sleep00-21swapper/000:03:190
262332480,0sleep10-21swapper/121:42:331
213112480,0sleep20-21swapper/222:35:372
210902480,0sleep30-21swapper/323:59:573
100882470,0sleep20-21swapper/221:24:362
117252420,0sleep20-21swapper/222:15:072
78232380,0sleep3144499cyclictest22:37:193
136152320,1sleep3144499cyclictest23:22:453
114322816,7sleep30-21swapper/319:07:453
111622270,1sleep3144499cyclictest23:30:543
11122276,7sleep20-21swapper/219:07:192
125122110,7sleep10-21swapper/119:09:021
105182200,0sleep10-21swapper/123:33:441
83882190,1sleep20-21swapper/221:43:522
123542190,0sleep30-21swapper/300:24:333
116572180,0sleep30-21swapper/300:18:483
145252170,1sleep114524-21sshd00:02:091
1442991614,1cyclictest27795-21kworker/1:321:18:331
177472150,0sleep30-21swapper/322:18:283
1442991514,0cyclictest26063-21kworker/1:023:05:511
1442991514,0cyclictest19103-21kworker/1:123:25:151
1442991513,1cyclictest9251-21kworker/1:022:15:361
1442991513,1cyclictest5140-21kworker/1:422:50:351
1442991513,1cyclictest32334-21kworker/1:022:35:091
74402140,1sleep07438-21bash21:40:520
42222140,0sleep04223-21unixbench-2d22:45:210
37552140,0sleep20-21swapper/223:47:112
1442991414,0cyclictest19103-21kworker/1:123:20:031
1442991414,0cyclictest19103-21kworker/1:123:19:431
1442991413,0cyclictest16121-21kworker/1:300:22:271
1442991413,0cyclictest16121-21kworker/1:300:08:251
138802140,0sleep20-21swapper/221:38:422
12172140,0sleep20-21swapper/222:31:052
106882140,0sleep10-21swapper/121:38:251
297722130,0sleep10-21swapper/122:55:591
243322130,0sleep20-21swapper/200:00:122
236702130,0sleep00-21swapper/022:30:160
203982130,0sleep10-21swapper/123:43:011
144399130,1cyclictest23551-21sshd00:25:242
144399130,12cyclictest698-21gdbus00:06:342
144299133,3cyclictest25-21ksoftirqd/121:52:531
1442991313,0cyclictest5954-21kworker/1:221:21:511
1442991312,0cyclictest4037-21kworker/1:222:27:431
1442991312,0cyclictest26205-21kworker/1:423:14:411
1442991311,1cyclictest6334-21kworker/1:100:13:271
1441991312,0cyclictest0-21swapper/022:10:340
134262130,0sleep20-21swapper/223:22:452
144499120,11cyclictest0-21swapper/322:13:013
144399120,1cyclictest29809-21lspci23:52:142
144399120,11cyclictest15827-21sshd22:21:042
1442991211,0cyclictest31465-21lspci22:42:081
1442991211,0cyclictest21338-21lspci21:47:441
1442991211,0cyclictest21338-21lspci21:47:441
1442991211,0cyclictest16121-21kworker/1:323:50:551
1442991211,0cyclictest16121-21kworker/1:300:15:211
1442991211,0cyclictest15373-21kworker/1:021:56:411
1442991210,1cyclictest6404-21kworker/1:122:21:171
144299120,1cyclictest14926-21sshd22:49:091
144299120,0cyclictest0-21swapper/100:26:101
1441991210,1cyclictest699-21gdbus22:19:240
144199120,1cyclictest24177-21lspci22:02:040
144199120,1cyclictest16873-21sshd23:37:050
144199120,11cyclictest30424-21sshd23:24:140
92132110,1sleep39161-21sshd21:55:093
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional