You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-25 - 22:37
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Thu Dec 25, 2025 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
404521350,0sleep20-21swapper/212:02:182
400621280,0sleep3125099cyclictest11:08:153
56622940,0sleep05661-21sshd11:08:240
113202910,2sleep1123899cyclictest09:58:481
121712710,0sleep20-21swapper/211:26:092
4332560,2sleep3125099cyclictest09:39:473
301682550,2sleep0123399cyclictest12:07:240
301682550,2sleep0123399cyclictest12:07:240
288552550,0sleep10-21swapper/109:17:141
259422540,0sleep20-21swapper/212:09:552
259422540,0sleep20-21swapper/212:09:542
247542520,0sleep20-21swapper/209:27:402
244712520,0sleep20-21swapper/211:55:322
47532510,0sleep20-21swapper/212:36:092
114442510,0sleep20-21swapper/212:11:222
114442510,0sleep20-21swapper/212:11:222
60352500,1sleep16032-21lspci12:02:291
292072490,0sleep10-21swapper/111:07:361
288912490,0sleep228890-21sshd10:47:242
163582480,0sleep0111rcuc/010:23:300
112972480,0sleep20-21swapper/211:40:142
53122470,0sleep00-21swapper/009:58:070
25112470,0sleep10-21swapper/111:39:341
131062470,0sleep00-21swapper/010:13:170
302152450,1sleep330113-21sshd11:58:573
190742430,0sleep20-21swapper/212:31:502
191722380,1sleep029977-21packagekitd10:32:150
156722380,0sleep0111rcuc/010:06:230
285472320,1sleep375750irq/24-eno1-rx-11:33:183
241262320,0sleep00-21swapper/010:26:590
292952310,1sleep329284-21bash11:24:543
9752309,7sleep30-21swapper/307:08:283
7382308,7sleep10-21swapper/107:05:331
9352297,7sleep00-21swapper/007:07:570
9322286,7sleep20-21swapper/207:07:542
71962190,1sleep2311rcuc/212:25:132
308532180,1sleep230850-21lspci09:50:112
176882180,2sleep3125099cyclictest09:34:353
292112170,1sleep129108-21nfsd410:50:141
270622160,0sleep30-21swapper/312:15:333
176012160,2sleep1123899cyclictest09:20:471
159682160,0sleep00-21swapper/010:51:580
116472160,0sleep10-21swapper/110:45:501
234672150,1sleep20-21swapper/210:44:062
10592150,1sleep341-21ksoftirqd/310:36:223
283442140,2sleep3125099cyclictest09:42:483
244572140,0sleep10-21swapper/111:52:481
152312140,1sleep015227-21grep11:54:510
110052140,0sleep30-21swapper/312:31:063
216662130,0sleep0101ktimersoftd/009:10:200
1250991311,1cyclictest75750irq/24-eno1-rx-11:11:063
125099130,11cyclictest17535-21awk09:15:163
125099130,0cyclictest0-21swapper/310:56:563
123899130,12cyclictest1-21systemd12:30:461
214462120,0sleep00-21swapper/009:42:000
1250991210,1cyclictest992-21sshd11:16:353
124399121,10cyclictest0-21swapper/210:26:302
1243991210,1cyclictest32519-21lspci10:50:302
124399120,1cyclictest22778-21sshd09:42:112
123899120,1cyclictest28683-21rm12:24:151
123899120,1cyclictest16952-21sshd10:40:351
123899120,11cyclictest0-21swapper/110:37:061
1233991210,1cyclictest4784-21sshd12:36:100
123399120,11cyclictest0-21swapper/009:35:010
183562110,1sleep318352-21sshd12:11:593
183562110,1sleep318352-21sshd12:11:593
1250991110,0cyclictest0-21swapper/310:44:453
1250991110,0cyclictest0-21swapper/309:51:253
125099110,10cyclictest0-21swapper/312:25:563
125099110,10cyclictest0-21swapper/311:51:353
125099110,0cyclictest0-21swapper/310:52:453
1243991110,0cyclictest0-21swapper/211:53:002
124399110,10cyclictest0-21swapper/211:48:112
124399110,10cyclictest0-21swapper/211:22:302
124399110,10cyclictest0-21swapper/210:12:112
1238991110,0cyclictest0-21swapper/111:40:551
123899110,10cyclictest0-21swapper/112:17:461
123899110,10cyclictest0-21swapper/110:03:151
123899110,10cyclictest0-21swapper/109:37:151
123899110,0cyclictest20884-21sshd12:37:351
123399119,1cyclictest1026-21sshd11:26:210
123399113,4cyclictest674-21dbus-daemon08:20:000
123399110,10cyclictest0-21swapper/011:34:400
123399110,10cyclictest0-21swapper/011:02:510
123399110,10cyclictest0-21swapper/009:35:210
123399110,0cyclictest0-21swapper/010:04:410
79662100,0sleep0111rcuc/010:37:000
125099109,0cyclictest0-21swapper/309:45:253
125099100,0cyclictest0-21swapper/312:01:563
124399109,0cyclictest0-21swapper/211:38:512
124399109,0cyclictest0-21swapper/211:18:402
124399109,0cyclictest0-21swapper/211:13:112
124399109,0cyclictest0-21swapper/211:08:002
1243991010,0cyclictest0-21swapper/212:21:302
123899109,0cyclictest0-21swapper/111:15:351
123899109,0cyclictest0-21swapper/109:50:251
123899105,4cyclictest660-21avahi-daemon09:13:311
123899100,0cyclictest0-21swapper/110:22:461
123399109,0cyclictest0-21swapper/012:29:200
123399109,0cyclictest0-21swapper/012:10:110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional