You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-28 - 06:34
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Tue Apr 28, 2026 00:43:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
214192570,0sleep20-21swapper/223:30:262
326752550,0sleep00-21swapper/022:43:220
301922550,1sleep330187-21bash23:45:173
75362540,0sleep10-21swapper/122:06:141
206992540,0sleep00-21swapper/021:55:310
45032530,1sleep14500-21sshd23:20:301
301152530,0sleep20-21swapper/223:22:482
154312530,1sleep341-21ksoftirqd/323:52:223
185842520,0sleep0370-21jbd2/sda1-822:07:160
183082520,0sleep20-21swapper/221:46:242
110262520,0sleep00-21swapper/022:24:150
39672510,1sleep03960-21sshd22:03:000
152592510,2sleep31890299cyclictest00:23:103
89292500,0sleep20-21swapper/223:04:022
81412500,0sleep10-21swapper/100:28:071
213552500,0sleep30-21swapper/319:15:003
141082500,0sleep00-21swapper/022:30:150
296802490,0sleep10-21swapper/122:28:491
294532490,0sleep30-21swapper/323:39:403
121242490,0sleep10-21swapper/123:35:171
112662490,0sleep00-21swapper/000:17:100
157692480,0sleep20-21swapper/222:24:412
139152480,0sleep30-21swapper/322:15:373
121322480,1sleep2321ktimersoftd/221:42:562
319082470,0sleep00-21swapper/023:39:520
131342470,0sleep00-21swapper/023:01:320
79582460,0sleep1241ktimersoftd/121:39:421
56982450,0sleep20-21swapper/221:10:062
120532440,2sleep01888099cyclictest23:57:390
76102410,0sleep00-21swapper/000:33:440
61002410,2sleep31890299cyclictest23:03:473
1859123110,7sleep30-21swapper/319:07:453
187282309,7sleep00-21swapper/019:09:290
184582309,6sleep20-21swapper/219:06:082
187142265,7sleep10-21swapper/119:09:181
154242210,1sleep015415-21sshd00:25:540
192562180,1sleep2311rcuc/200:34:462
18902991817,0cyclictest1701-21lspci22:11:363
223882170,2sleep31890299cyclictest00:32:113
66552160,0sleep10-21swapper/121:30:091
307702160,2sleep175850irq/25-eno1-tx-22:02:291
254282160,0sleep30-21swapper/322:37:003
174342160,0sleep00-21swapper/000:00:510
312662150,0sleep10-21swapper/122:23:081
298112150,1sleep329810-21sshd00:18:493
289832150,1sleep2620-17auditd23:53:332
280772150,0sleep10-21swapper/123:42:181
221912150,0sleep20-21swapper/200:18:082
18890991514,0cyclictest321ktimersoftd/222:02:202
18890991514,0cyclictest23878-21lspci22:28:172
169502150,0sleep30-21swapper/300:37:183
165262150,0sleep30-21swapper/323:15:573
144282150,1sleep20-21swapper/222:50:162
100402150,0sleep20-21swapper/223:35:102
299842140,1sleep0111rcuc/022:48:500
293992140,0sleep30-21swapper/322:08:163
18902991413,0cyclictest0-21swapper/321:30:073
18902991411,2cyclictest17981-21lspci21:58:203
18890991413,0cyclictest321ktimersoftd/200:28:142
1888699145,1cyclictest25-21ksoftirqd/123:04:251
1888699144,2cyclictest25-21ksoftirqd/121:43:001
70832130,0sleep30-21swapper/322:52:303
256992130,0sleep3391rcuc/300:26:503
207002130,0sleep00-21swapper/022:25:070
18890991312,0cyclictest14977-21lspci21:23:092
18890991311,1cyclictest15265-21sshd22:56:002
1888699136,3cyclictest25-21ksoftirqd/122:54:231
1888699135,3cyclictest25-21ksoftirqd/122:59:101
1888699135,1cyclictest25-21ksoftirqd/100:22:341
1888699134,3cyclictest25-21ksoftirqd/100:12:091
1888699134,2cyclictest25-21ksoftirqd/123:59:021
1888699134,2cyclictest25-21ksoftirqd/122:48:341
1888699134,2cyclictest25-21ksoftirqd/100:06:421
1888699130,11cyclictest30413-21sshd22:40:161
18880991311,1cyclictest8319-21lspci21:34:010
131012130,0sleep013092-21lspci23:24:100
1890299120,1cyclictest674-21dbus-daemon23:21:583
1890299120,11cyclictest29168-21sshd22:25:463
1890299120,11cyclictest2431-21cp22:23:273
1889099122,1cyclictest33-21ksoftirqd/222:33:232
18890991212,0cyclictest321ktimersoftd/221:00:072
18890991211,0cyclictest16513-21lspci22:10:052
18890991210,1cyclictest0-21swapper/223:48:292
1889099120,11cyclictest3764-21sshd00:02:302
1889099120,11cyclictest31422-21sshd23:56:302
1889099120,11cyclictest25208-21sshd22:16:392
1889099120,11cyclictest0-21swapper/221:30:202
1888699125,1cyclictest25-21ksoftirqd/123:07:091
1888699124,3cyclictest25-21ksoftirqd/123:53:521
1888699124,3cyclictest25-21ksoftirqd/122:19:001
1888699124,1cyclictest25-21ksoftirqd/123:34:181
1888699124,1cyclictest25-21ksoftirqd/100:01:421
1888699122,3cyclictest25-21ksoftirqd/121:55:181
1888699121,1cyclictest5796-21lspci23:48:461
1888699121,1cyclictest25-21ksoftirqd/122:32:171
1888699120,1cyclictest0-21swapper/123:19:351
1888099125,2cyclictest660-21avahi-daemon21:49:300
1888099125,2cyclictest660-21avahi-daemon21:10:010
1888099125,2cyclictest660-21avahi-daemon00:36:560
18880991210,1cyclictest25919-21lspci23:30:510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional