You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-31 - 20:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Wed Dec 31, 2025 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
229012760,2sleep21841699cyclictest09:33:022
140652750,0sleep10-21swapper/112:39:251
126332750,1sleep0101ktimersoftd/012:08:520
118882750,1sleep11026-21sshd11:35:371
177742610,0sleep30-21swapper/309:53:093
89652560,0sleep10-21swapper/111:32:391
23472560,0sleep10-21swapper/112:30:031
103642540,1sleep1241ktimersoftd/111:02:161
9192530,0sleep10-21swapper/109:44:301
3062520,0sleep30-21swapper/310:39:063
290012520,0sleep10-21swapper/112:26:471
224832520,1sleep341-21ksoftirqd/311:42:033
192732520,0sleep30-21swapper/312:34:183
51452490,0sleep20-21swapper/210:50:392
297502490,0sleep30-21swapper/310:21:533
188102490,0sleep00-21swapper/009:23:370
134082490,0sleep30-21swapper/312:25:243
53762480,0sleep00-21swapper/011:57:060
242272480,0sleep30-21swapper/310:00:413
143192480,0sleep10-21swapper/110:37:291
320562470,0sleep20-21swapper/210:44:422
262632470,0sleep30-21swapper/310:27:133
259952470,0sleep10-21swapper/109:47:051
153082470,0sleep30-21swapper/311:49:453
1829023310,7sleep00-21swapper/007:09:540
1796123119,7sleep30-21swapper/307:05:473
180702308,7sleep10-21swapper/107:07:101
145102270,1sleep014497-21sshd11:27:350
265392230,0sleep10-21swapper/111:56:061
1813022210,7sleep20-21swapper/207:07:542
253172210,0sleep20-21swapper/212:26:272
74382200,1sleep07427-21sshd10:36:520
5322160,0sleep20-21swapper/211:45:382
326482160,0sleep332630-21sshd10:50:163
181452160,0sleep00-21swapper/011:14:050
176482160,1sleep317651-21bash11:55:203
13752160,0sleep10-21swapper/112:07:531
299222150,1sleep0101ktimersoftd/011:23:210
286532150,1sleep328657-21switchtime08:50:173
23202150,0sleep10-21swapper/109:05:171
231232150,0sleep20-21swapper/212:01:212
285802140,0sleep00-21swapper/011:48:040
249152140,0sleep2321ktimersoftd/211:39:342
18405991412,1cyclictest23312-21lspci09:46:480
1841199133,1cyclictest25-21ksoftirqd/112:21:051
1841199133,1cyclictest25-21ksoftirqd/112:21:041
1842299120,1cyclictest14222-21sshd11:33:073
1842299120,11cyclictest5159-21lspci10:47:583
1841699120,1cyclictest15816-21sshd10:03:202
1841699120,11cyclictest14605-21lspci10:31:512
1841699120,11cyclictest0-21swapper/211:50:512
1841199124,4cyclictest674-21dbus-daemon11:10:401
18411991210,1cyclictest624-13audispd09:30:111
18411991210,1cyclictest241ktimersoftd/112:11:201
1841199120,11cyclictest0-21swapper/111:19:501
18405991210,1cyclictest0-21swapper/010:53:370
1840599120,11cyclictest0-21swapper/012:13:170
1840599120,11cyclictest0-21swapper/011:50:180
302852110,3sleep030284-21sshd10:27:340
1842299119,1cyclictest4560-21sshd11:23:583
18422991110,0cyclictest0-21swapper/309:45:273
1842299110,10cyclictest0-21swapper/310:08:583
1842299110,0cyclictest4235-21sshd09:58:383
1841699119,1cyclictest14945-21sshd09:52:502
1841699119,1cyclictest0-21swapper/210:59:312
18416991110,0cyclictest0-21swapper/210:14:302
1841699110,10cyclictest0-21swapper/211:21:012
1841699110,10cyclictest0-21swapper/211:00:512
1841699110,10cyclictest0-21swapper/210:24:412
1841199113,1cyclictest25-21ksoftirqd/111:47:511
1841199113,1cyclictest25-21ksoftirqd/110:47:181
1841199113,1cyclictest25-21ksoftirqd/110:28:131
1841199112,1cyclictest25-21ksoftirqd/110:19:051
18411991110,0cyclictest0-21swapper/110:55:401
18411991110,0cyclictest0-21swapper/109:29:501
1841199110,10cyclictest0-21swapper/110:13:011
1841199110,0cyclictest20527-21sort07:15:001
1841199110,0cyclictest0-21swapper/111:28:011
18405991110,0cyclictest0-21swapper/012:00:270
18405991110,0cyclictest0-21swapper/011:38:070
1840599110,10cyclictest0-21swapper/012:29:280
1840599110,10cyclictest0-21swapper/010:22:480
1840599110,10cyclictest0-21swapper/010:10:380
1840599110,0cyclictest0-21swapper/009:25:070
169982110,1sleep21026-21sshd09:56:292
294982100,0sleep20-21swapper/211:31:362
1842299100,9cyclictest0-21swapper/308:03:573
1841699109,0cyclictest0-21swapper/212:12:102
1841699109,0cyclictest0-21swapper/211:29:112
1841699109,0cyclictest0-21swapper/208:57:312
1841699109,0cyclictest0-21swapper/208:08:312
1841699109,0cyclictest0-21swapper/207:14:302
1841199109,0cyclictest0-21swapper/109:11:401
1841199108,1cyclictest25-21ksoftirqd/112:02:501
1841199105,1cyclictest25-21ksoftirqd/110:22:251
1841199103,1cyclictest25-21ksoftirqd/110:03:431
1841199102,1cyclictest642-21systemd-logind11:21:491
1841199101,1cyclictest131rcu_sched10:51:191
1841199101,1cyclictest131rcu_sched09:19:421
1841199100,1cyclictest23476-21lspci10:41:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional