You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-26 - 18:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Fri Dec 26, 2025 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1220221120,0sleep31-21systemd11:52:493
49842980,2sleep01923499cyclictest10:51:060
73902940,0sleep17391-21sshd10:31:511
61752810,2sleep01923499cyclictest11:24:340
49782720,0sleep10-21swapper/112:28:311
156682590,0sleep20-21swapper/212:20:592
240472560,0sleep20-21swapper/210:41:392
272622550,0sleep10-21swapper/110:53:031
166472550,0sleep10-21swapper/109:53:311
166472550,0sleep10-21swapper/109:53:301
167432540,1sleep016739-21sshd11:25:220
45352530,0sleep30-21swapper/310:45:273
62752520,0sleep1231rcuc/110:10:051
284552510,3sleep128451-21sshd12:36:041
156462510,0sleep1231rcuc/109:39:141
190102490,0sleep10-21swapper/109:32:331
176222490,0sleep20-21swapper/210:46:382
167792490,1sleep00-21swapper/012:12:440
146182490,0sleep20-21swapper/212:34:582
101192490,0sleep10-21swapper/110:37:401
307162480,1sleep230714-21lspci12:08:212
155472480,2sleep31925299cyclictest11:58:413
243582460,0sleep10-21swapper/111:31:361
212302400,0sleep10-21swapper/111:45:131
1827423724,7sleep30-21swapper/307:05:193
319562340,0sleep20-21swapper/211:29:332
287102310,0sleep20-21swapper/212:25:012
69612270,2sleep01923499cyclictest11:41:130
69612270,2sleep01923499cyclictest11:41:120
225832260,0sleep00-21swapper/012:30:030
1902822110,7sleep10-21swapper/107:08:421
1881722110,7sleep20-21swapper/207:06:022
188102219,7sleep00-21swapper/007:05:560
125002200,1sleep1674-21dbus-daemon11:52:511
66772190,0sleep20-21swapper/212:17:282
60262190,0sleep30-21swapper/312:25:463
105632190,3sleep310561-21lspci11:05:223
70532180,1sleep17052-21sshd09:59:361
199362180,1sleep319935-21sshd10:57:573
259992170,1sleep026000-21bash10:30:390
163772170,1sleep1674-21dbus-daemon12:15:261
142632170,0sleep30-21swapper/312:23:443
109342170,0sleep0101ktimersoftd/012:29:020
37782160,0sleep20-21swapper/210:56:322
309522160,0sleep030941-21lspci11:10:010
132522160,0sleep00-21swapper/009:11:250
96692150,0sleep1241ktimersoftd/110:17:271
41992150,0sleep1231rcuc/111:15:581
91572140,0sleep09155-21sshd11:49:490
85392140,0sleep30-21swapper/309:59:453
43412140,0sleep20-21swapper/209:10:022
316042140,0sleep30-21swapper/311:32:133
288352140,0sleep1241ktimersoftd/112:02:371
278872140,0sleep30-21swapper/311:01:223
243242140,0sleep00-21swapper/010:27:470
229602140,0sleep00-21swapper/009:40:010
19247991412,1cyclictest0-21swapper/210:37:452
145882140,0sleep00-21swapper/012:06:560
113022140,0sleep30-21swapper/312:06:383
1924099130,12cyclictest660-21avahi-daemon11:01:411
1923499130,1cyclictest699-21gdbus12:24:240
238232120,1sleep0111rcuc/011:53:500
19252991210,1cyclictest30784-21sshd10:19:483
19252991210,1cyclictest21978-21id11:14:483
1925299120,1cyclictest674-21dbus-daemon10:37:093
1925299120,11cyclictest8171-21sshd11:27:293
1925299120,11cyclictest0-21swapper/310:23:383
1925299120,11cyclictest0-21swapper/309:52:193
1925299120,11cyclictest0-21swapper/309:52:183
1924799120,11cyclictest24934-21bash12:10:352
1924799120,11cyclictest11541-21lspci09:52:562
1924799120,11cyclictest11541-21lspci09:52:552
1924099120,1cyclictest30955-21sshd09:25:211
19234991210,1cyclictest13111-21sshd12:37:340
19234991210,1cyclictest11914-21sshd11:38:540
1923499120,1cyclictest0-21swapper/010:14:040
1923499120,11cyclictest674-21dbus-daemon10:45:140
257762110,1sleep325753-21sshd09:29:493
19252991110,0cyclictest0-21swapper/309:41:493
1925299110,10cyclictest0-21swapper/309:24:283
1925299110,10cyclictest0-21swapper/307:48:183
1924799119,1cyclictest5586-21tty11:16:062
19247991110,0cyclictest0-21swapper/209:33:262
1924799110,1cyclictest9581-21lspci11:52:362
1924799110,10cyclictest0-21swapper/209:28:552
1924799110,0cyclictest0-21swapper/211:44:262
1924799110,0cyclictest0-21swapper/211:44:252
1924799110,0cyclictest0-21swapper/211:36:352
1924799110,0cyclictest0-21swapper/211:05:062
1924799110,0cyclictest0-21swapper/210:32:552
1924099119,1cyclictest315-21lspci11:57:211
1924099110,10cyclictest0-21swapper/109:40:011
19234991110,0cyclictest0-21swapper/012:04:240
19234991110,0cyclictest0-21swapper/009:18:340
1923499110,10cyclictest0-21swapper/011:11:540
116462110,0sleep011616-21sshd11:16:360
1925299108,1cyclictest8511-21sshd10:31:583
1925299108,1cyclictest41-21ksoftirqd/312:32:563
1925299100,0cyclictest0-21swapper/311:42:093
1925299100,0cyclictest0-21swapper/311:42:083
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional