You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-22 - 00:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack2slot0.osadl.org (updated Fri Nov 21, 2025 12:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
68712870,0sleep36872-21sshd12:33:343
16362850,0sleep00-21swapper/009:44:080
86122600,1sleep2646-21dbus-daemon09:44:542
42842600,5sleep375550irq/24-eno1-rx-10:40:143
16722600,0sleep20-21swapper/210:53:592
33022560,2sleep02926699cyclictest10:08:230
314432560,0sleep00-21swapper/011:47:090
296302550,0sleep10-21swapper/111:32:511
19712550,0sleep20-21swapper/210:22:192
85892540,1sleep2321ktimersoftd/212:39:492
196662530,0sleep20-21swapper/211:38:412
31802520,0sleep10-21swapper/110:11:531
230272520,0sleep00-21swapper/009:49:490
102022490,1sleep310196-21lspci09:58:493
211332480,0sleep20-21swapper/212:12:252
177572470,0sleep017755-21lspci12:31:300
63852460,0sleep16384-21bash12:20:341
179542440,0sleep10-21swapper/112:02:111
2912824331,7sleep00-21swapper/007:09:320
28512330,0sleep10-21swapper/110:04:561
19502330,1sleep3618-13audispd10:18:473
120582310,1sleep2321ktimersoftd/212:17:582
291542287,7sleep10-21swapper/107:09:531
230352230,0sleep00-21swapper/010:03:380
2880822210,7sleep20-21swapper/207:05:342
2737522210,7sleep30-21swapper/307:05:113
145162200,1sleep20-21swapper/210:41:252
323852190,0sleep20-21swapper/212:06:562
29266991816,1cyclictest32264-21kworker/0:010:41:370
244042180,2sleep32927899cyclictest11:07:423
130882180,0sleep1231rcuc/109:59:071
29266991715,1cyclictest18416-21kworker/0:211:24:580
216292170,0sleep10-21swapper/111:42:161
187012170,0sleep20-21swapper/209:14:022
97102160,0sleep10-21swapper/109:38:011
312892160,0sleep331288-21bash09:18:523
29266991614,1cyclictest32264-21kworker/0:010:31:030
121992160,1sleep312202-21bash12:04:533
90532150,0sleep30-21swapper/309:27:213
29266991515,0cyclictest30639-21kworker/0:109:34:010
29266991514,0cyclictest523-40kipmi009:28:000
29271991412,1cyclictest620-13audispd09:28:221
29266991414,0cyclictest3712-21kworker/0:110:46:490
29266991413,0cyclictest8540-21kworker/0:111:43:410
29266991413,0cyclictest8487-21kworker/0:009:59:510
2926699141,12cyclictest620-13audispd11:39:180
239262140,0sleep00-21swapper/010:52:490
231272140,0sleep10-21swapper/111:04:031
106222140,0sleep3391rcuc/309:13:113
71782130,0sleep10-21swapper/110:44:101
71632130,0sleep00-21swapper/011:51:160
29278991310,2cyclictest0-21swapper/312:29:493
29266991312,0cyclictest3712-21kworker/0:111:14:330
236372130,0sleep20-21swapper/211:59:352
29278991210,1cyclictest619-17sedispatch10:46:093
2927899120,1cyclictest8832-21lspci11:16:303
2927899120,1cyclictest5190-21sshd10:32:593
2927899120,0cyclictest0-21swapper/310:52:303
2927799120,11cyclictest0-21swapper/210:33:122
2927799120,11cyclictest0-21swapper/209:26:322
2927199120,1cyclictest5822-21sshd12:10:521
29266991211,0cyclictest16708-21lspci10:16:450
29266991210,1cyclictest7149-21sshd10:12:180
29266991210,1cyclictest17894-21sshd11:58:580
29266991210,1cyclictest16852-21kworker/0:012:04:590
29266991210,1cyclictest0-21swapper/010:24:080
2927899119,1cyclictest10734-21sshd11:30:393
29278991110,0cyclictest0-21swapper/311:02:393
29278991110,0cyclictest0-21swapper/309:42:393
29278991110,0cyclictest0-21swapper/309:32:093
2927899110,10cyclictest0-21swapper/312:14:593
2927899110,0cyclictest18178-21sshd10:20:293
2927799119,1cyclictest6110-21lspci11:30:142
2927799119,1cyclictest1095-21nfsd09:33:022
29277991110,0cyclictest15836-21sshd09:45:322
29277991110,0cyclictest0-21swapper/212:26:532
2927799110,10cyclictest23286-21lspci10:07:022
2927799110,10cyclictest0-21swapper/211:10:332
2927799110,0cyclictest0-21swapper/212:20:432
2927199119,1cyclictest0-21swapper/112:31:521
29271991110,0cyclictest0-21swapper/112:36:121
29271991110,0cyclictest0-21swapper/111:17:521
29271991110,0cyclictest0-21swapper/110:45:421
2927199110,10cyclictest0-21swapper/111:09:531
2927199110,10cyclictest0-21swapper/110:58:221
2927199110,10cyclictest0-21swapper/109:07:221
2927199110,10cyclictest0-21swapper/107:20:211
2927199110,0cyclictest0-21swapper/109:17:521
2926699119,1cyclictest14039-21grep09:16:580
29266991111,0cyclictest16852-21kworker/0:012:06:130
29266991110,0cyclictest3712-21kworker/0:110:58:470
29266991110,0cyclictest0-21swapper/012:29:480
29266991110,0cyclictest0-21swapper/010:26:380
2926699110,10cyclictest0-21swapper/009:09:480
2926699110,0cyclictest2863-21sshd11:15:480
36932100,2sleep32927899cyclictest11:44:153
2927899109,0cyclictest0-21swapper/311:37:293
2927899109,0cyclictest0-21swapper/311:26:193
2927899108,1cyclictest662-21sensors07:15:183
2927899108,1cyclictest32616-21sshd11:57:093
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional