You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-10 - 08:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack2slot0.osadl.org (updated Wed Dec 10, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
222782980,2sleep3970599cyclictest21:21:523
7242650,1sleep21011-21sshd00:14:502
291652650,0sleep10-21swapper/121:41:221
229062650,1sleep322871-21sshd21:53:213
192612590,0sleep00-21swapper/022:52:130
60062560,0sleep26003-21lspci21:14:102
126952560,0sleep10-21swapper/123:22:391
105972560,0sleep10-21swapper/100:02:191
307492550,0sleep3391rcuc/300:01:053
126992550,1sleep012684-21sshd23:25:380
8462530,0sleep20-21swapper/200:27:572
311532530,0sleep00-21swapper/000:27:420
206562530,0sleep20-21swapper/221:53:082
117712530,0sleep10-21swapper/121:52:151
45162520,0sleep30-21swapper/321:35:513
16392520,0sleep20-21swapper/222:35:092
273642510,0sleep10-21swapper/122:28:111
248732510,2sleep1970399cyclictest23:54:191
315422500,0sleep30-21swapper/322:41:123
312182500,0sleep00-21swapper/023:05:390
280832500,1sleep228085-21bash23:42:222
18182500,1sleep341-21ksoftirqd/321:32:303
81382460,1sleep1241ktimersoftd/123:46:331
130242360,0sleep20-21swapper/222:42:312
922122810,7sleep30-21swapper/319:05:233
926122614,7sleep20-21swapper/219:05:512
930422311,7sleep00-21swapper/019:06:250
934522210,7sleep10-21swapper/119:06:511
206192220,0sleep10-21swapper/121:28:041
206192220,0sleep10-21swapper/121:28:031
245782210,0sleep30-21swapper/300:10:263
276132200,1sleep01095-21nfsd00:04:060
188102190,0sleep00-21swapper/000:33:150
104952190,2sleep0970099cyclictest23:16:120
9700991817,0cyclictest26977-21kworker/0:200:11:500
9700991716,0cyclictest25647-21kworker/0:222:48:090
9700991716,0cyclictest22052-21kworker/0:022:01:500
9700991715,1cyclictest29260-21kworker/0:100:20:300
77072170,0sleep0111rcuc/021:14:210
215842170,2sleep1970399cyclictest00:30:121
206022170,0sleep10-21swapper/123:07:481
205712170,0sleep20-21swapper/223:26:242
9705991614,1cyclictest29622-21lspci22:09:463
9700991616,0cyclictest18012-21kworker/0:123:24:320
319552160,0sleep30-21swapper/321:57:213
25202160,0sleep30-21swapper/322:59:543
114212160,0sleep10-21swapper/122:42:211
9700991514,0cyclictest8550-21kworker/0:221:28:340
9700991514,0cyclictest8550-21kworker/0:221:28:340
9700991514,0cyclictest32123-21lspci22:16:100
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional