You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-27 - 03:50
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 376 highest latencies:
System rack2slot6.osadl.org (updated Fri Feb 27, 2026 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
458995526cyclictest0-21swapper20:18:170
458995324cyclictest0-21swapper22:08:560
458995324cyclictest0-21swapper22:06:120
458995322cyclictest0-21swapper19:44:590
31530ksoftirqd/01383-21threads22:26:510
458995221cyclictest0-21swapper21:50:390
458995123cyclictest0-21swapper19:58:070
458995122cyclictest0-21swapper20:06:320
458995121cyclictest0-21swapper21:40:070
458995031cyclictest0-21swapper21:00:170
458995026cyclictest0-21swapper20:52:230
458995024cyclictest3650-21kworker/0:022:21:000
458995024cyclictest0-21swapper21:19:310
458995023cyclictest0-21swapper20:09:470
458995020cyclictest0-21swapper21:54:570
458994927cyclictest13537-21kworker/0:120:22:140
458994925cyclictest0-21swapper19:48:070
458994924cyclictest0-21swapper19:20:430
458994923cyclictest0-21swapper21:28:250
458994923cyclictest0-21swapper19:31:150
458994830cyclictest0-21swapper20:42:430
458994820cyclictest0-21swapper21:13:520
458994813cyclictest13537-21kworker/0:119:53:230
458994727cyclictest0-21swapper21:31:500
458994727cyclictest0-21swapper20:29:580
458994723cyclictest1436-21runrttasks19:34:430
458994723cyclictest13537-21kworker/0:119:15:590
458994723cyclictest0-21swapper21:03:090
458994721cyclictest0-21swapper21:25:030
458994721cyclictest0-21swapper19:25:430
458994717cyclictest0-21swapper19:37:400
458994715cyclictest13537-21kworker/0:120:40:310
458994713cyclictest3650-21kworker/0:022:15:500
458994627cyclictest0-21swapper22:24:540
458994623cyclictest0-21swapper22:34:410
458994621cyclictest0-21swapper21:08:500
458994619cyclictest0-21swapper20:32:580
458994618cyclictest0-21swapper19:07:280
458994526cyclictest0-21swapper20:48:160
458994521cyclictest0-21swapper21:43:510
458994518cyclictest0-21swapper20:14:540
458994512cyclictest3650-21kworker/0:021:57:450
458993820cyclictest0-21swapper18:41:560
45899349cyclictest0-21swapper18:29:090
45899349cyclictest0-21swapper17:24:420
458993423cyclictest31499-21sshd18:25:060
458993411cyclictest0-21swapper19:02:580
458993410cyclictest7366-21munin-node18:46:550
45899339cyclictest0-21swapper18:14:480
45899339cyclictest0-21swapper18:05:540
45899338cyclictest0-21swapper17:12:480
458993310cyclictest9344-21stty18:51:520
45899329cyclictest0-21swapper18:18:390
45899329cyclictest0-21swapper17:29:410
45899328cyclictest0-21swapper17:18:220
458993210cyclictest15494-21runrttasks17:43:000
458993210cyclictest0-21swapper18:37:000
458993210cyclictest0-21swapper17:51:130
45899319cyclictest0-21swapper18:09:240
45899319cyclictest0-21swapper17:58:550
45899319cyclictest0-21swapper17:08:120
45899318cyclictest0-21swapper18:57:040
458993110cyclictest13070-21chrt17:37:060
458993110cyclictest0-21swapper17:53:340
458993110cyclictest0-21swapper17:31:480
458993019cyclictest13962sleep018:31:470
3166022713sleep031719-21munin-node17:02:060
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional