You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-14 - 13:57
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 376 highest latencies:
System rack2slot6.osadl.org (updated Wed Jan 14, 2026 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
311530ksoftirqd/018144-21ps11:21:590
31124995525cyclictest0-21swapper11:12:500
31124995333cyclictest0-21swapper08:55:080
31124995327cyclictest13861-21kworker/0:208:18:010
31124995326cyclictest27502-21kworker/0:111:07:500
31124995326cyclictest12189-21kworker/0:109:33:100
31124995239cyclictest12189-21kworker/0:109:15:270
31124995228cyclictest75150irq/9-eth211:18:250
31124995225cyclictest24052-21kworker/0:210:36:480
31124995225cyclictest12189-21kworker/0:110:01:590
31124995224cyclictest12189-21kworker/0:109:50:020
31124995139cyclictest6539-21kworker/0:010:12:350
31124995139cyclictest13861-21kworker/0:208:35:170
31124995138cyclictest12189-21kworker/0:108:57:080
31124995126cyclictest12189-21kworker/0:109:44:080
31124995125cyclictest24052-21kworker/0:210:51:520
31124995125cyclictest18595-21kworker/0:011:40:180
31124995124cyclictest24052-21kworker/0:210:22:490
31124995124cyclictest13861-21kworker/0:208:22:370
31124995124cyclictest12189-21kworker/0:109:53:120
31124995123cyclictest6539-21kworker/0:010:07:130
31124995040cyclictest24052-21kworker/0:210:33:430
31124995039cyclictest27502-21kworker/0:111:01:400
31124995039cyclictest12189-21kworker/0:110:00:430
31124995027cyclictest12189-21kworker/0:109:39:350
31124995025cyclictest25768-21kworker/0:211:33:280
31124995025cyclictest13861-21kworker/0:208:50:110
31124995025cyclictest0-21swapper10:19:250
31124995024cyclictest12189-21kworker/0:109:31:360
31124994940cyclictest12189-21kworker/0:109:20:570
31124994938cyclictest27502-21kworker/0:111:06:160
31124994926cyclictest12189-21kworker/0:109:02:580
31124994926cyclictest0-21swapper09:11:420
31124994924cyclictest12189-21kworker/0:109:24:380
31124994823cyclictest18595-21kworker/0:011:41:400
31124994738cyclictest24052-21kworker/0:210:43:170
31124994728cyclictest0-21swapper08:46:280
31124994719cyclictest354-21df_abs10:26:540
31124994714cyclictest13861-21kworker/0:208:40:010
31124994638cyclictest27502-21kworker/0:111:28:460
31124994637cyclictest13861-21kworker/0:208:28:150
31124994620cyclictest31ksoftirqd/010:46:580
31124994121cyclictest31ksoftirqd/007:07:160
31124993820cyclictest31ksoftirqd/007:52:130
31124993617cyclictest9304-21awk06:42:170
31124993617cyclictest20778-21if_eth207:12:110
3112499358cyclictest0-21swapper07:38:120
31124993522cyclictest10459-21munin-node08:07:140
31124993520cyclictest31ksoftirqd/007:47:150
31124993518cyclictest31ksoftirqd/006:47:120
31124993514cyclictest31ksoftirqd/006:22:090
31124993511cyclictest0-21swapper06:28:160
3112499349cyclictest0-21swapper06:21:420
31124993422cyclictest31ksoftirqd/008:02:110
31124993421cyclictest7501-21munin-node06:37:170
31124993421cyclictest6259-21ntp_kernel_pll_07:57:100
31124993421cyclictest24276-21aten2.4_r2power07:22:060
31124993421cyclictest13055-21latency06:52:130
31124993420cyclictest31ksoftirqd/008:12:040
31124993417cyclictest31ksoftirqd/007:17:070
31124993416cyclictest62772sleep006:35:190
31124993413cyclictest0-21swapper07:04:180
31124993322cyclictest32281-21diskstats07:42:070
31124993321cyclictest28134-21munin-node07:32:050
31124993320cyclictest31ksoftirqd/007:27:080
31124993319cyclictest31ksoftirqd/006:57:160
31124993021cyclictest31123-21latency_hist06:17:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional