You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-26 - 09:16
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 792 highest latencies:
System rack2slot6.osadl.org (updated Thu Feb 26, 2026 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31660ksoftirqd/023896-21aten2.4-expect19:23:280
27867995127cyclictest0-21swapper20:18:080
27867995027cyclictest27119-21kworker/0:121:51:010
27867995023cyclictest75150irq/9-eth220:43:420
27867994926cyclictest0-21swapper22:30:150
27867994926cyclictest0-21swapper21:45:500
27867994919cyclictest1380-21df21:58:190
27867994916cyclictest27119-21kworker/0:120:25:100
27867994915cyclictest27119-21kworker/0:120:00:500
27867994828cyclictest0-21swapper19:21:090
27867994827cyclictest0-21swapper20:55:590
27867994821cyclictest27119-21kworker/0:120:37:030
27867994814cyclictest27119-21kworker/0:120:28:180
27867994813cyclictest27119-21kworker/0:121:57:320
27867994728cyclictest0-21swapper22:27:230
27867994716cyclictest27119-21kworker/0:120:03:320
27867994714cyclictest27119-21kworker/0:121:25:490
27867994713cyclictest27119-21kworker/0:120:08:240
27867994712cyclictest27119-21kworker/0:122:07:570
27867994630cyclictest0-21swapper22:33:530
27867994627cyclictest0-21swapper22:09:550
27867994626cyclictest0-21swapper22:17:460
27867994616cyclictest27119-21kworker/0:120:49:450
27867994616cyclictest27119-21kworker/0:119:52:250
27867994616cyclictest27119-21kworker/0:119:44:130
27867994615cyclictest27119-21kworker/0:120:19:430
27867994615cyclictest27119-21kworker/0:119:33:080
27867994614cyclictest27119-21kworker/0:122:18:300
27867994614cyclictest27119-21kworker/0:120:39:570
27867994613cyclictest27119-21kworker/0:121:21:190
27867994612cyclictest27119-21kworker/0:121:06:220
27867994530cyclictest0-21swapper21:15:390
27867994529cyclictest0-21swapper21:00:050
27867994528cyclictest0-21swapper19:17:510
27867994526cyclictest5611-21munin-node19:38:310
27867994513cyclictest27119-21kworker/0:121:38:530
27867994512cyclictest27119-21kworker/0:121:30:230
27867994512cyclictest27119-21kworker/0:121:11:260
27867994512cyclictest27119-21kworker/0:119:33:570
27867994511cyclictest27119-21kworker/0:119:11:350
27867994415cyclictest27119-21kworker/0:119:56:340
27867994414cyclictest27119-21kworker/0:121:34:310
27867993910cyclictest10055-21latency_hist19:08:180
27867993711cyclictest29879-21munin-node17:13:370
27867993616cyclictest0-21swapper18:24:310
2786799349cyclictest0-21swapper19:01:090
2786799349cyclictest0-21swapper18:55:320
2786799349cyclictest0-21swapper17:45:200
27867993424cyclictest29391-21ls18:33:360
27867993423cyclictest13735-21memory17:53:380
27867993420cyclictest0-21swapper17:08:360
27867993418cyclictest0-21swapper17:32:580
27867993412cyclictest11493-21taskset17:48:360
2786799339cyclictest0-21swapper17:19:350
27867993322cyclictest0-21swapper17:38:530
27867993310cyclictest20149-21seq18:09:200
27867993310cyclictest0-21swapper18:49:580
27867993222cyclictest27664-21munin-node18:28:400
27867993221cyclictest9092sleep018:43:380
27867993221cyclictest7098-21seq17:37:440
27867993221cyclictest1436-21runrttasks18:05:030
27867993211cyclictest0-21swapper18:40:070
27867993122cyclictest2399-21munin-node17:23:450
27867993121cyclictest23558-21strings18:18:380
27867993121cyclictest15744-21strings17:58:390
27867993110cyclictest0-21swapper18:13:290
31280ksoftirqd/012204-21kworker/0:217:03:410
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional