You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-17 - 13:05
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of all highest latencies:
System rack2slot6.osadl.org (updated Sat Jan 17, 2026 00:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14019995928cyclictest0-21swapper22:54:010
14019995928cyclictest0-21swapper21:52:080
14019995927cyclictest0-21swapper23:06:500
14019995828cyclictest0-21swapper21:58:150
14019995828cyclictest0-21swapper21:22:100
14019995827cyclictest75150irq/9-eth223:01:020
14019995826cyclictest0-21swapper22:19:180
14019995729cyclictest0-21swapper21:40:580
14019995728cyclictest0-21swapper21:29:350
14019995728cyclictest0-21swapper21:22:490
14019995727cyclictest0-21swapper20:42:410
14019995726cyclictest0-21swapper22:09:000
14019995724cyclictest75150irq/9-eth222:38:170
14019995630cyclictest0-21swapper23:08:220
14019995628cyclictest75150irq/9-eth221:32:570
14019995627cyclictest75150irq/9-eth220:17:510
14019995627cyclictest0-21swapper23:33:490
14019995626cyclictest0-21swapper20:35:540
14019995625cyclictest0-21swapper23:19:050
14019995625cyclictest0-21swapper22:49:020
14019995625cyclictest0-21swapper22:06:350
14019995624cyclictest0-21swapper21:45:510
14019995528cyclictest0-21swapper21:14:290
14019995526cyclictest0-21swapper22:34:210
14019995526cyclictest0-21swapper21:08:120
14019995526cyclictest0-21swapper20:22:540
14019995526cyclictest0-21swapper20:13:520
14019995525cyclictest75150irq/9-eth221:06:490
14019995524cyclictest0-21swapper23:25:560
14019995524cyclictest0-21swapper22:29:320
14019995524cyclictest0-21swapper20:51:030
14019995427cyclictest75150irq/9-eth223:29:270
14019995425cyclictest0-21swapper22:24:010
14019995425cyclictest0-21swapper20:44:060
14019995424cyclictest0-21swapper23:12:460
14019995424cyclictest0-21swapper20:32:260
14019995423cyclictest75150irq/9-eth223:40:520
14019995423cyclictest0-21swapper21:52:560
14019995327cyclictest0-21swapper20:56:010
14019995323cyclictest0-21swapper22:13:570
14019995320cyclictest0-21swapper20:58:380
14019995222cyclictest0-21swapper22:45:420
14019994216cyclictest28568-21latency_hist20:12:510
14019993710cyclictest0-21swapper19:39:570
14019993621cyclictest295612sleep018:52:440
14019993611cyclictest19964-21sh18:28:080
1401999349cyclictest9080-21munin-node19:23:100
14019993411cyclictest6397-21sshd19:14:230
1401999339cyclictest0-21swapper18:43:570
14019993321cyclictest175972sleep019:43:120
14019993311cyclictest0-21swapper19:58:030
14019993311cyclictest0-21swapper18:59:290
14019993310cyclictest0-21swapper19:52:310
1401999329cyclictest0-21swapper19:57:310
1401999329cyclictest0-21swapper19:29:550
1401999329cyclictest0-21swapper18:24:030
1401999328cyclictest0-21swapper19:34:090
14019993223cyclictest24340-21irqstats18:38:120
14019993221cyclictest7702-21memory19:18:100
14019993220cyclictest14011-21cyclictest20:03:060
14019993211cyclictest29730-21aten2.4_r2power18:53:060
14019993210cyclictest14082-21munin-node18:13:130
14019993210cyclictest0-21swapper18:18:180
14019993120cyclictest1953-21awk19:03:120
14019993112cyclictest0-21swapper18:33:120
14019993110cyclictest0-21swapper19:10:340
75150260irq/9-eth212966-21sendmail_mailqu18:08:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional