You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-20 - 01:29
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack3slot2.osadl.org (updated Thu Feb 19, 2026 12:44:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26610199282252,20cyclictest29-21kswapd007:45:210
26610199250208,19cyclictest271681-21kworker/u2:307:39:240
29465022490,4chrt294646-21ntpq08:51:090
31403222430,4chrt314022-21ntpq10:00:430
33224522420,3chrt332243-21ntp_states11:06:070
32501022310,2chrt325013-21grep10:40:250
35457722290,4chrt354579-21proc_pri12:26:140
33448822270,2sleep0334489-21cat11:15:070
26610199214185,19cyclictest337682-21kworker/u2:111:35:040
26610199205175,18cyclictest274474-21kworker/u2:208:00:090
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional