You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-11 - 02:52
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack3slot3.osadl.org (updated Thu Dec 11, 2025 00:46:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
209992115104sleep110-21swapper/1119:05:323
209992115104sleep110-21swapper/1119:05:323
21166211097sleep40-21swapper/419:07:276
21166211097sleep40-21swapper/419:07:266
21064210895sleep100-21swapper/1019:06:082
21064210895sleep100-21swapper/1019:06:072
122501050irq/42-ahci0-21swapper/119:09:441
122501050irq/42-ahci0-21swapper/119:09:441
21182210492sleep70-21swapper/719:07:429
21182210492sleep70-21swapper/719:07:419
30663501020irq/52-eth0-rx-0-21swapper/319:08:395
30663501020irq/52-eth0-rx-0-21swapper/319:08:395
3066350910irq/52-eth0-rx-0-21swapper/219:06:004
3066350910irq/52-eth0-rx-0-21swapper/219:06:004
12250880irq/42-ahci0-21swapper/819:08:4610
12250880irq/42-ahci0-21swapper/819:08:4510
3066350850irq/52-eth0-rx-0-21swapper/519:07:037
3066350850irq/52-eth0-rx-0-21swapper/519:07:037
2137027772sleep90-21swapper/919:09:3111
2137027772sleep90-21swapper/919:09:3111
2106727770sleep00-21swapper/019:06:100
2106727770sleep00-21swapper/019:06:090
2104625955sleep60-21swapper/619:05:518
2104625955sleep60-21swapper/619:05:518
21558994614cyclictest0-21swapper/1119:11:093
21558994614cyclictest0-21swapper/1119:11:083
21520994414cyclictest0-21swapper/019:12:400
21520994414cyclictest0-21swapper/019:12:390
21558993617cyclictest0-21swapper/1121:11:063
2152099210cyclictest0-21swapper/021:12:030
21536992011cyclictest2406-21snmpd23:57:404
2155599190cyclictest0-21swapper/821:09:5610
21536991912cyclictest2406-21snmpd21:32:084
21536991911cyclictest2406-21snmpd23:51:244
2155899180cyclictest0-21swapper/1120:11:063
2155799181cyclictest811rcuc/1019:17:572
2155799181cyclictest811rcuc/1019:17:562
2155799181cyclictest3066350irq/52-eth0-rx-20:10:492
2155699181cyclictest0-21swapper/923:19:1111
2155699181cyclictest0-21swapper/921:05:2011
2155699181cyclictest0-21swapper/920:15:1211
2155699181cyclictest0-21swapper/919:50:5911
21555991816cyclictest4660-21diskstats22:25:1510
21555991816cyclictest4148-21diskstats21:40:1610
21555991816cyclictest3411-21snmp_rack3slot920:10:1510
21555991816cyclictest29584-21perl21:30:1710
21555991816cyclictest29439-21iostat20:45:2010
21555991816cyclictest29293-21snmp_easybox.os23:00:1110
21555991816cyclictest28027-21snmp_rack3slot919:15:2110
21555991816cyclictest28027-21snmp_rack3slot919:15:2010
21555991816cyclictest2749-21munin-run21:40:0110
21555991816cyclictest26988-21hddtemp_smartct22:55:1810
21555991816cyclictest26633-21snmp_rack3slot900:25:1410
21555991816cyclictest25682-21snmp_rack3slot900:21:3810
21555991816cyclictest25290-21snmp_easybox.os22:10:1410
21555991816cyclictest23621-21perl23:35:1510
21555991816cyclictest23123-21ntp_states21:20:2810
21555991816cyclictest22890-21snmp_rack3slot919:50:5910
21555991816cyclictest21142-21yum22:45:3510
21555991816cyclictest18725-21snmp_easybox.os20:30:2410
21555991816cyclictest16911-21munin-run21:15:0110
21555991816cyclictest13638-21snmp_rack3slot919:40:1810
21555991816cyclictest12677-21iostat22:35:2010
21555991816cyclictest10635-21snmp_easybox.os21:50:1410
21553991816cyclictest1600-21qemu-kvm20:46:078
21536991816cyclictest2406-21snmpd20:09:224
2153699180cyclictest0-21swapper/221:00:384
21557991716cyclictest31270-1kworker/10:2H22:18:222
21557991716cyclictest0-21swapper/1020:00:522
2155799170cyclictest97152sleep1021:45:382
2155799170cyclictest97152sleep1021:45:372
2155799170cyclictest95262sleep1000:00:162
2155799170cyclictest74972sleep1023:57:042
2155799170cyclictest72552sleep1023:13:462
2155799170cyclictest60082sleep1020:15:142
2155799170cyclictest54962sleep1019:30:092
2155799170cyclictest47622sleep1019:27:092
2155799170cyclictest43172sleep1000:37:562
2155799170cyclictest43172sleep1000:37:562
2155799170cyclictest37472chrt23:50:392
2155799170cyclictest35932chrt23:08:222
2155799170cyclictest325572sleep1023:46:502
2155799170cyclictest312472sleep1021:31:472
2155799170cyclictest3066350irq/52-eth0-rx-23:00:212
2155799170cyclictest3066350irq/52-eth0-rx-22:25:312
2155799170cyclictest3066350irq/52-eth0-rx-22:00:232
2155799170cyclictest3066350irq/52-eth0-rx-22:00:232
2155799170cyclictest3066350irq/52-eth0-rx-20:41:492
2155799170cyclictest3066350irq/52-eth0-rx-00:33:362
2155799170cyclictest30452sleep1022:21:522
2155799170cyclictest289082chrt23:41:372
2155799170cyclictest278332sleep1020:45:062
2155799170cyclictest275002sleep1021:25:362
2155799170cyclictest258032sleep1000:23:182
2155799170cyclictest248952sleep1019:11:552
2155799170cyclictest248952sleep1019:11:552
2155799170cyclictest245732sleep1022:08:152
2155799170cyclictest242222sleep1022:50:322
2155799170cyclictest233872sleep1020:35:532
2155799170cyclictest231142sleep1019:54:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional