You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-11 - 14:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack3slot3.osadl.org (updated Thu Dec 11, 2025 12:46:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
27281210896sleep90-21swapper/907:07:1811
27281210896sleep90-21swapper/907:07:1811
12250990irq/42-ahci0-21swapper/307:09:385
12250990irq/42-ahci0-21swapper/307:09:385
12250990irq/42-ahci0-21swapper/107:08:591
12250990irq/42-ahci0-21swapper/107:08:591
12250930irq/42-ahci0-21swapper/207:08:494
12250930irq/42-ahci0-21swapper/207:08:494
2751929186sleep40-21swapper/407:09:506
2751929186sleep40-21swapper/407:09:496
12250890irq/42-ahci0-21swapper/707:08:509
12250890irq/42-ahci0-21swapper/707:08:499
3066350870irq/52-eth0-rx-0-21swapper/507:07:017
3066350870irq/52-eth0-rx-0-21swapper/507:07:017
182050690irq/55-eth1-rx-0-21swapper/807:05:2110
182050690irq/55-eth1-rx-0-21swapper/807:05:2110
2733826755sleep60-21swapper/607:08:038
2733826755sleep60-21swapper/607:08:038
2717326253sleep100-21swapper/1007:05:542
2717326253sleep100-21swapper/1007:05:542
12250600irq/42-ahci0-21swapper/1107:06:373
12250600irq/42-ahci0-21swapper/1107:06:373
2717625853sleep00-21swapper/007:05:560
2717625853sleep00-21swapper/007:05:560
27679993517cyclictest0-21swapper/1109:23:223
27679993416cyclictest0-21swapper/1107:21:503
2763699310cyclictest0-21swapper/008:22:410
27637992221cyclictest12250irq/42-ahci08:22:521
2763699220cyclictest0-21swapper/007:10:230
27658992117cyclictest0-21swapper/610:12:378
2763699210cyclictest0-21swapper/010:11:270
27679992018cyclictest0-21swapper/1108:08:283
2763699200cyclictest0-21swapper/010:16:350
2767999190cyclictest0-21swapper/1110:12:373
27678991817cyclictest0-21swapper/1011:39:242
2767899181cyclictest12250irq/42-ahci10:10:212
2767899181cyclictest12250irq/42-ahci09:08:372
27670991816cyclictest6476-21perl08:50:1510
27670991816cyclictest32719-21snmp_rack3slot907:56:5210
27670991816cyclictest32208-21snmp_rack3slot909:25:1610
27670991816cyclictest31697-21snmp_rack3slot908:40:1710
27670991816cyclictest31311-21yum11:35:3910
27670991816cyclictest2895-21snmp_rack3slot909:30:1410
27670991816cyclictest27006-21snmp_rack3slot908:35:1410
27670991816cyclictest25978-21snmp_easybox.os10:00:2310
27670991816cyclictest25978-21snmp_easybox.os10:00:2310
27670991816cyclictest24461-21snmp_easybox.os10:45:1310
27670991816cyclictest24412-21diskstats09:15:1410
27670991816cyclictest23638-21snmp_rack3slot912:10:2410
27670991816cyclictest22842-21iostat_ios11:25:2310
27670991816cyclictest20268-21snmp_rack3slot908:25:1510
27670991816cyclictest19975-21snmp_easybox.os09:10:1210
27670991816cyclictest19195-21perl12:05:1710
27670991816cyclictest17787-21snmp_easybox.os08:20:2410
27670991816cyclictest1770-21snmp_easybox.os11:40:2410
27670991816cyclictest1744-21snmp_rack3slot907:15:1910
27670991816cyclictest17071-21diskstats09:05:1410
27670991816cyclictest16129-21snmp_rack3slot907:35:1610
27670991816cyclictest13255-21snmp_rack3slot911:12:1410
27670991816cyclictest12783-21snmp_easybox.os11:55:2510
27670991816cyclictest12179-21snmp_easybox.os08:15:1210
27670991816cyclictest11513-21iostat10:25:2410
27670991816cyclictest10696-21memory08:55:2510
2767999170cyclictest0-21swapper/1109:13:513
27678991716cyclictest31270-1kworker/10:2H12:05:432
27678991716cyclictest15771-21python10:30:262
2767899170cyclictest98952sleep1011:51:132
2767899170cyclictest95492sleep1011:06:222
2767899170cyclictest93382sleep1008:10:122
2767899170cyclictest88932chrt08:55:072
2767899170cyclictest80602sleep1008:50:412
2767899170cyclictest77712sleep1009:35:222
2767899170cyclictest72242sleep1007:21:432
2767899170cyclictest66202sleep1012:30:422
2767899170cyclictest63422sleep1011:47:132
2767899170cyclictest62612sleep1010:20:032
2767899170cyclictest59022sleep1011:01:082
2767899170cyclictest55162sleep1010:16:512
2767899170cyclictest49552sleep1009:30:582
2767899170cyclictest40652sleep1008:02:122
2767899170cyclictest36562sleep1007:17:422
2767899170cyclictest325602sleep1008:40:282
2767899170cyclictest319292sleep1012:23:412
2767899170cyclictest310862chrt07:12:422
2767899170cyclictest3066350irq/52-eth0-rx-12:25:232
2767899170cyclictest3066350irq/52-eth0-rx-12:15:182
2767899170cyclictest3066350irq/52-eth0-rx-12:00:262
2767899170cyclictest3066350irq/52-eth0-rx-10:50:252
2767899170cyclictest3066350irq/52-eth0-rx-10:25:192
2767899170cyclictest3066350irq/52-eth0-rx-10:05:372
2767899170cyclictest3066350irq/52-eth0-rx-10:00:192
2767899170cyclictest3066350irq/52-eth0-rx-10:00:192
2767899170cyclictest3066350irq/52-eth0-rx-08:45:272
2767899170cyclictest3066350irq/52-eth0-rx-07:55:062
2767899170cyclictest3066350irq/52-eth0-rx-07:35:272
2767899170cyclictest290152sleep1007:51:002
2767899170cyclictest278142chrt11:32:242
2767899170cyclictest26732chrt11:42:012
2767899170cyclictest266722chrt08:35:032
2767899170cyclictest256562chrt07:49:592
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional