You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-10-22 - 03:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot3.osadl.org (updated Thu Oct 22, 2026 00:46:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
810211094sleep110-21swapper/1119:06:463
837210995sleep90-21swapper/919:07:0711
796210893sleep20-21swapper/219:06:374
821210492sleep70-21swapper/719:06:549
6800501040irq/52-eth0-rx-0-21swapper/319:06:355
124501040irq/42-ahci0-21swapper/119:09:121
818210190sleep40-21swapper/419:06:516
6800501000irq/52-eth0-rx-0-21swapper/519:05:397
680050920irq/52-eth0-rx-0-21swapper/1019:06:392
680050840irq/52-eth0-rx-0-21swapper/819:06:0710
3038826453sleep60-21swapper/619:05:058
3240625853sleep00-21swapper/019:05:230
126899202cyclictest0-21swapper/919:10:2911
1227992019cyclictest0-21swapper/021:17:560
127199192cyclictest680050irq/52-eth0-rx-22:45:312
127199192cyclictest680050irq/52-eth0-rx-21:54:162
122799190cyclictest0-21swapper/021:26:490
122799190cyclictest0-21swapper/021:08:280
1271991817cyclictest0-21swapper/1022:05:092
1271991817cyclictest0-21swapper/1021:33:522
127199181cyclictest831ksoftirqd/1023:12:332
127199181cyclictest831ksoftirqd/1021:10:132
127199181cyclictest831ksoftirqd/1021:10:122
127199181cyclictest831ksoftirqd/1019:50:152
127199181cyclictest831ksoftirqd/1000:36:502
127199181cyclictest831ksoftirqd/1000:25:202
127199181cyclictest831ksoftirqd/1000:25:202
127199181cyclictest680050irq/52-eth0-rx-23:44:572
127199181cyclictest680050irq/52-eth0-rx-23:00:222
127199181cyclictest680050irq/52-eth0-rx-21:25:042
127199181cyclictest680050irq/52-eth0-rx-19:20:302
127199181cyclictest680050irq/52-eth0-rx-00:22:222
127199181cyclictest680050irq/52-eth0-rx-00:10:282
127199181cyclictest680050irq/52-eth0-rx-00:04:332
127199181cyclictest12450irq/42-ahci20:29:562
127199181cyclictest101852chrt20:02:022
127199180cyclictest12450irq/42-ahci20:08:542
126899189cyclictest0-21swapper/922:32:4211
126899182cyclictest0-21swapper/921:23:5711
1268991810cyclictest8983-21snmp_easybox.os19:15:2411
1268991810cyclictest575-21snmp_rack3slot920:35:1311
126899181cyclictest0-21swapper/923:43:4411
126899181cyclictest0-21swapper/923:25:0711
126899181cyclictest0-21swapper/923:16:0311
126899181cyclictest0-21swapper/923:00:1111
126899181cyclictest0-21swapper/922:59:3511
126899181cyclictest0-21swapper/922:07:3911
126899181cyclictest0-21swapper/922:01:5411
126899181cyclictest0-21swapper/921:50:3711
126899181cyclictest0-21swapper/921:41:0411
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional