You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-04 - 06:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot3.osadl.org (updated Thu Sep 04, 2025 00:46:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15785210491sleep60-21swapper/619:05:238
122501020irq/42-ahci0-21swapper/119:09:271
122501010irq/42-ahci0-21swapper/319:08:415
3066350940irq/52-eth0-rx-0-21swapper/519:05:357
12250920irq/42-ahci0-21swapper/219:06:184
12250820irq/42-ahci0-21swapper/819:08:4310
13450760irq/18-ehci_hcd0-21swapper/419:05:296
1730427065sleep90-21swapper/919:09:2611
3066350630irq/52-eth0-rx-0-21swapper/1119:07:283
1708926253sleep70-21swapper/719:07:129
1700126253sleep100-21swapper/1019:06:032
1715725955sleep00-21swapper/019:08:050
1749499320cyclictest0-21swapper/1122:21:163
17452992120cyclictest0-21swapper/021:09:570
17469992016cyclictest2406-21snmpd20:18:474
17494991917cyclictest0-21swapper/1120:19:123
17493991918cyclictest0-21swapper/1019:24:052
17493991917cyclictest811rcuc/1020:43:512
17493991917cyclictest811rcuc/1020:43:502
1747699193cyclictest0-21swapper/322:35:335
1747699193cyclictest0-21swapper/321:13:355
1747699193cyclictest0-21swapper/320:45:395
1745299190cyclictest0-21swapper/022:11:080
17493991817cyclictest9106-1kworker/10:2H00:35:002
17493991817cyclictest133232sleep1019:45:192
17493991817cyclictest0-21swapper/1023:35:272
17493991817cyclictest0-21swapper/1022:40:192
17493991817cyclictest0-21swapper/1020:35:152
17493991817cyclictest0-21swapper/1020:35:152
1749299181cyclictest0-21swapper/923:20:1311
1749299181cyclictest0-21swapper/923:05:1811
1749299181cyclictest0-21swapper/922:10:0111
1749299181cyclictest0-21swapper/920:35:2111
1749299181cyclictest0-21swapper/920:35:2111
1749299181cyclictest0-21swapper/900:00:1611
17491991816cyclictest8836-21snmp_rack3slot921:05:5010
17491991816cyclictest7125-21ntp_states19:35:3110
17491991816cyclictest3569-21snmp_easybox.os20:15:2410
17491991816cyclictest28685-21perl20:50:1810
17491991816cyclictest28685-21perl20:50:1810
17491991816cyclictest2822-21snmp_rack3slot923:10:3610
17491991816cyclictest27931-21munin-run22:20:0010
17491991816cyclictest26467-21df_inode23:45:1410
17491991816cyclictest22961-21snmp_rack3slot900:25:1510
17491991816cyclictest21966-21snmp_rack3slot919:15:1310
17491991816cyclictest18421-21snmp_rack3slot919:10:1310
17491991816cyclictest16593-21snmp_rack3slot922:00:4810
17491991816cyclictest14165-21memory19:45:2810
17491991816cyclictest13407-21snmp_easybox.os21:15:1610
17491991816cyclictest10597-21df_inode21:10:1710
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional