You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-05 - 06:35
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot3.osadl.org (updated Fri Dec 05, 2025 00:46:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12132210894sleep90-21swapper/919:07:2811
12089210793sleep80-21swapper/819:06:5110
123702106101sleep10-21swapper/119:09:571
12013210591sleep100-21swapper/1019:05:532
12028210491sleep110-21swapper/1119:06:073
12101210391sleep60-21swapper/619:07:028
122501020irq/42-ahci0-21swapper/219:08:574
3066350920irq/52-eth0-rx-0-21swapper/419:05:116
3066450850irq/53-eth0-tx-0-21swapper/319:05:285
3066350690irq/52-eth0-rx-0-21swapper/519:06:427
1200226554sleep00-21swapper/019:05:440
1201026453sleep70-21swapper/719:05:509
12517993013cyclictest811rcuc/1021:50:012
1251799258cyclictest831ksoftirqd/1020:31:162
1251799258cyclictest831ksoftirqd/1019:57:002
1247699230cyclictest0-21swapper/019:10:270
12476992120cyclictest31ksoftirqd/022:20:000
12517991817cyclictest831ksoftirqd/1022:25:162
12517991817cyclictest831ksoftirqd/1020:15:132
12517991817cyclictest0-21swapper/1022:02:242
12517991817cyclictest0-21swapper/1019:25:322
1251799181cyclictest831ksoftirqd/1023:35:012
1251799181cyclictest831ksoftirqd/1023:15:182
1251799181cyclictest831ksoftirqd/1022:30:242
1251799181cyclictest831ksoftirqd/1022:20:162
1251799181cyclictest831ksoftirqd/1020:35:162
1251799181cyclictest831ksoftirqd/1019:35:322
1251799181cyclictest831ksoftirqd/1019:20:152
1251799181cyclictest831ksoftirqd/1000:25:162
1251799181cyclictest831ksoftirqd/1000:15:012
1251799181cyclictest831ksoftirqd/1000:15:012
1251799181cyclictest831ksoftirqd/1000:10:152
1251799181cyclictest811rcuc/1023:40:302
1251799181cyclictest3066350irq/52-eth0-rx-22:10:162
1251799181cyclictest12250irq/42-ahci22:55:282
1251799181cyclictest12250irq/42-ahci21:09:422
1251799181cyclictest12250irq/42-ahci20:49:262
1251799180cyclictest129672sleep1019:10:052
1251699181cyclictest0-21swapper/921:50:1511
1251699181cyclictest0-21swapper/921:30:3911
1251699181cyclictest0-21swapper/921:30:3911
1251699181cyclictest0-21swapper/920:43:4611
12515991816cyclictest9099-21perl20:30:2210
12515991816cyclictest557-21snmp_easybox.os20:20:1210
12515991816cyclictest32636-21snmp_rack3slot919:35:1310
12515991816cyclictest30175-21df_inode20:15:1310
12515991816cyclictest27992-21snmp_rack3slot922:25:1610
12515991816cyclictest25299-21snmp_rack3slot920:51:1610
12515991816cyclictest22401-21df_inode19:20:1210
12515991816cyclictest21508-21diskstats23:45:1510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional