You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-30 - 02:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TQ-Systems
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot3s.osadl.org (updated Thu Oct 30, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
38573459917171,1710cyclictest40382112sleep321:40:173
38573459916030,1598cyclictest1233792sleep300:34:063
38573459915281,1522cyclictest38624822sleep319:14:573
38573459915021,1496cyclictest41390862sleep322:40:383
38573459914881,1482cyclictest852222sleep300:08:003
38573459914800,1475cyclictest41654552sleep322:58:383
38573459914800,1475cyclictest41654552sleep322:58:373
38573459914731,1467cyclictest40058832sleep321:20:383
38573459914670,1462cyclictest39523852sleep320:35:323
38573459914381,1432cyclictest41911962sleep323:15:013
38573459914161,1410cyclictest13327-21sleep23:25:013
38573459914110,1406cyclictest39897962sleep321:10:583
3857345995631,557cyclictest4131073-21chrt22:36:263
3857345994311,426cyclictest29849-21turbostat23:39:563
3856969212564,57sleep30-21swapper/319:06:363
3857345991049,90cyclictest57-1kworker/3:0H-kblockd00:15:443
385720728355,9sleep10-21swapper/119:09:381
385695828256,18sleep00-21swapper/019:06:290
385707128064,10sleep20-21swapper/219:07:552
39623742260,3sleep10-21swapper/120:45:241
3857345992421,1cyclictest0-21swapper/323:15:013
3857345992420,2cyclictest0-21swapper/322:05:193
3857345992419,3cyclictest0-21swapper/323:25:153
3857345992117,2cyclictest0-21swapper/320:25:003
385734599209,7cyclictest102317-21chrt00:20:153
385734599208,10cyclictest0-21swapper/300:36:203
385734599203,12cyclictest86711-21chrt00:10:133
3857345992012,5cyclictest66150irq/131-enp1s0-TxRx-322:21:343
3857345992012,5cyclictest38790882sleep319:25:193
385734599201,15cyclictest4099530-21chrt22:18:453
385734599201,15cyclictest0-21swapper/321:47:503
41646152191,3sleep10-21swapper/122:57:241
41646152191,3sleep10-21swapper/122:57:241
385734599194,12cyclictest0-21swapper/323:51:463
3857345991916,1cyclictest0-21swapper/320:05:013
385734599191,14cyclictest0-21swapper/323:40:103
385734599191,14cyclictest0-21swapper/323:07:573
603712188,6sleep02871264-21gdbus23:51:360
541732181,3sleep20-21swapper/223:49:322
42412181,4sleep03984049-21diskmemload23:18:410
41733512181,7sleep03984049-21diskmemload23:03:130
40663962181,1sleep20-21swapper/221:59:292
385734599188,7cyclictest3968258-21turbostat20:59:543
385734599181,4cyclictest0-21swapper/322:26:093
385734599181,14cyclictest0-21swapper/323:00:393
385734599181,14cyclictest0-21swapper/322:50:443
385734599181,13cyclictest0-21swapper/321:56:403
385734599181,13cyclictest0-21swapper/321:50:093
385734599181,13cyclictest0-21swapper/321:31:153
385734599181,13cyclictest0-21swapper/319:45:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional