You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-23 - 09:07

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TQ-Systems
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot3s.osadl.org (updated Tue Dec 23, 2025 00:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2033644212153,63sleep30-21swapper/319:09:463
220589221170,2sleep00-21swapper/021:50:180
203335529060,9sleep10-21swapper/119:06:071
202875628154,19sleep00-21swapper/019:05:100
203354527863,9sleep20-21swapper/219:08:292
2033786992824,2cyclictest0-21swapper/321:35:003
2033786992815,10cyclictest2151959-21sleep20:59:593
203378699249,11cyclictest2289041-21turbostat23:10:003
2033786992421,1cyclictest0-21swapper/320:15:003
2033786992218,2cyclictest0-21swapper/300:15:003
203378699216,11cyclictest2273119-21sleep22:54:593
2033786992118,1cyclictest0-21swapper/323:25:013
2033786992118,1cyclictest0-21swapper/321:45:273
2033786992118,1cyclictest0-21swapper/321:15:013
2033786992118,1cyclictest0-21swapper/300:01:563
2033786992117,2cyclictest0-21swapper/300:25:013
21056722201,7sleep02107370-21kthreadcore20:15:160
2033786992017,1cyclictest0-21swapper/323:40:203
2033786992017,1cyclictest0-21swapper/323:15:293
2033786992016,2cyclictest0-21swapper/320:45:263
2033786992016,2cyclictest0-21swapper/320:19:593
2033786992014,3cyclictest2038988-21turbostat19:14:593
203378699197,6cyclictest2331069-21taskset23:46:433
2033786991917,1cyclictest0-21swapper/322:20:193
2033786991916,1cyclictest0-21swapper/323:55:173
2033786991916,1cyclictest0-21swapper/322:49:013
2033786991916,1cyclictest0-21swapper/322:49:003
2033786991916,1cyclictest0-21swapper/322:30:143
2033786991916,1cyclictest0-21swapper/322:25:193
2033786991916,1cyclictest0-21swapper/321:28:403
2033786991916,1cyclictest0-21swapper/320:05:213
2033786991916,1cyclictest0-21swapper/319:15:023
2033786991916,1cyclictest0-21swapper/300:25:173
2033786991915,2cyclictest0-21swapper/321:40:123
203378699191,14cyclictest2173142-21chrt21:20:113
203378699189,6cyclictest2125263-21taskset20:32:503
203378699187,8cyclictest2157189-21turbostat21:09:543
203378699183,12cyclictest0-21swapper/322:10:213
2033786991815,1cyclictest0-21swapper/323:25:153
2033786991815,1cyclictest0-21swapper/319:35:193
2033786991814,2cyclictest0-21swapper/319:55:193
203378699181,13cyclictest2357829-21taskset00:15:023
203378699181,13cyclictest2347418-21chrt00:05:123
203378699181,13cyclictest0-21swapper/320:20:203
203378699181,11cyclictest2126393-21taskset20:35:143
203378699181,11cyclictest2126393-21taskset20:35:143
203378699177,6cyclictest2252400-21taskset22:35:023
2033786991715,1cyclictest0-21swapper/319:35:013
2033786991714,1cyclictest0-21swapper/323:50:203
2033786991714,1cyclictest0-21swapper/322:15:023
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional