You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-04 - 14:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack3slot4.osadl.org (updated Sun Jan 04, 2026 12:46:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
410638299135121,7cyclictest85669-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:00:362
410637699135121,7cyclictest85669-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:20:391
410638799120107,7cyclictest57218-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:45:313
410637699116102,7cyclictest116477-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:35:431
410639199113102,6cyclictest4157873-21diskmemload-409:35:194
410639699110103,3cyclictest0-21swapper/509:35:205
41063829910797,6cyclictest210-21kswapd009:55:262
41063769910692,7cyclictest29799-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:15:271
41063769910691,8cyclictest4116801-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:20:341
41063719910584,4cyclictest68950irq/527-eth0-Tx12:30:000
41063719910479,18cyclictest57218-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:45:330
41063829910388,8cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:25:302
41063719910353,26cyclictest160286-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
12:15:170
41063829910287,8cyclictest145670-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:05:502
41063829910287,8cyclictest145670-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:05:492
41063769910085,8cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:40:331
4106382999985,7cyclictest4116801-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:05:022
4106376999888,6cyclictest210-21kswapd011:50:261
4106376999888,4cyclictest73603-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:50:351
4106376999888,4cyclictest73603-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:50:351
4106382999782,8cyclictest145670-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:20:352
4106371999767,14cyclictest69050irq/528-eth0-Tx09:35:120
4106376999682,7cyclictest57218-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:35:301
4106371999670,9cyclictest0-21swapper/012:10:360
4106371999565,18cyclictest4154714-21diskmemload10:35:220
4106382999480,7cyclictest116477-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:30:232
4106382999278,6cyclictest37724-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:32:352
4106376999259,18cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:23:351
4106376999180,4cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:10:261
4106371999181,7cyclictest210-21kswapd012:25:010
4106396999084,3cyclictest0-21swapper/511:03:305
4106371999067,13cyclictest0-21swapper/011:15:420
4106371999059,15cyclictest0-21swapper/010:05:310
4106391998983,2cyclictest0-21swapper/411:03:314
4106382998874,7cyclictest137567-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:45:022
4106371998865,15cyclictest0-21swapper/009:19:180
4106371998865,15cyclictest0-21swapper/009:19:180
4106371998862,16cyclictest68950irq/527-eth0-Tx11:45:310
4106382998774,6cyclictest4116801-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:15:042
4106382998773,7cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:55:362
4106382998773,7cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:55:362
4106371998766,7cyclictest97822-21ssh11:10:050
4106387998676,7cyclictest210-21kswapd009:50:223
4106376998671,8cyclictest145670-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:00:291
4106382998571,7cyclictest4169776-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:15:302
4106371998566,4cyclictest0-21swapper/010:25:370
4106396998479,2cyclictest0-21swapper/512:15:165
4106387998469,8cyclictest4163155-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:25:173
4106382998471,6cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:40:072
4106382998470,7cyclictest79839-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:10:222
4106382998470,7cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:20:442
4106382998470,7cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:20:442
4106371998451,18cyclictest0-21swapper/008:10:130
4106391998378,2cyclictest0-21swapper/412:15:154
4106376998369,7cyclictest137567-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:45:071
410637199832,4cyclictest162131-21ssh12:05:310
410637199832,4cyclictest162131-21ssh12:05:300
4106382998270,6cyclictest4116801-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:26:342
4106376998267,8cyclictest57218-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:30:341
4106382998171,6cyclictest210-21kswapd010:35:262
4106396998074,3cyclictest0-21swapper/511:45:445
4106387998056,8cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:30:343
4106382998069,5cyclictest131646-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:00:482
4106371998057,11cyclictest69150irq/529-eth0-Tx12:00:410
4106371998054,17cyclictest68950irq/527-eth0-Tx08:15:310
4106371998050,18cyclictest0-21swapper/008:30:270
4106396997974,2cyclictest0-21swapper/512:00:265
4106391997973,3cyclictest0-21swapper/411:45:444
4106387997965,7cyclictest57218-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:25:403
4106376997966,6cyclictest4169776-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:52:341
4106376997955,8cyclictest95191-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:09:341
4106376997954,9cyclictest4102082-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:09:391
4106371997971,5cyclictest210-21kswapd009:49:460
4106371997937,19cyclictest0-21swapper/010:00:260
4106371997937,19cyclictest0-21swapper/010:00:260
4106391997873,2cyclictest0-21swapper/412:00:274
4106387997870,5cyclictest210-21kswapd009:15:013
4106387997870,5cyclictest210-21kswapd009:15:013
4106382997864,7cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:04:112
4106382997864,7cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:04:112
4106382997855,9cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:12:592
4106376997868,4cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:45:081
4106376997856,8cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:20:161
4106376997856,8cyclictest4135677-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:20:161
4106371997856,16cyclictest68950irq/527-eth0-Tx11:05:230
4106371997849,16cyclictest0-21swapper/007:31:310
4106371997845,19cyclictest0-21swapper/011:26:050
4106396997771,3cyclictest0-21swapper/509:10:375
4106396997771,3cyclictest0-21swapper/509:10:375
4106376997764,6cyclictest85669-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:04:251
4106376997763,7cyclictest79839-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:11:241
4106376997763,7cyclictest4102082-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:25:041
4106376997747,8cyclictest4152554-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:10:401
4106376997747,8cyclictest4152554-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:10:391
4106371997725,27cyclictest4165912-21ssh09:20:280
4106371997725,27cyclictest4165912-21ssh09:20:280
4106387997665,5cyclictest124531-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:40:443
4106376997662,7cyclictest19554-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:30:151
4106376997661,8cyclictest192012-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
12:32:351
4106371997649,14cyclictest0-21swapper/009:11:240
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional