You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-17 - 16:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack3slot4.osadl.org (updated Fri Oct 17, 2025 12:46:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
88627599146131,8cyclictest907791-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:10:182
88627599146131,8cyclictest907791-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:10:182
88627599144130,7cyclictest1066525-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:20:562
8862679914451,70cyclictest933713-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:10:130
8862679914451,70cyclictest933713-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:10:130
88626799125100,17cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:10:200
88626799125100,17cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:10:200
8860152125111,6sleep1885806-21kworker/1:3+events@
dbs_work_handler
07:08:461
88627899124110,7cyclictest933713-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:25:373
88627599123109,7cyclictest922754-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
08:50:262
88627599123109,7cyclictest922754-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
08:50:262
88627599121108,6cyclictest1081646-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
11:41:012
88627599121108,6cyclictest1081646-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
11:41:002
8862789912099,9cyclictest1088724-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:06:033
8862789912099,9cyclictest1088724-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:06:023
88627599120106,7cyclictest1033826-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:55:522
8862679912094,7cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:45:250
8862679912082,16cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:10:550
8862679912082,16cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:10:540
8862679912081,17cyclictest951657-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:35:330
88627899118106,6cyclictest945515-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:30:383
88627899118105,6cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:05:163
88627899118105,6cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:05:153
88628399116110,3cyclictest0-21swapper/411:56:034
88627599114101,7cyclictest945515-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:20:422
8862789911399,7cyclictest935909-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:50:413
8862789911098,6cyclictest1033826-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:50:523
8862759911096,7cyclictest1088724-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:51:032
88498321092,6sleep30-21swapper/307:05:213
8862839910498,3cyclictest0-21swapper/408:40:244
8862839910498,3cyclictest0-21swapper/408:40:244
8862759910391,6cyclictest1125223-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
12:26:072
8862839910094,3cyclictest0-21swapper/411:05:534
886288999993,3cyclictest0-21swapper/511:56:025
886278999985,7cyclictest1066525-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:20:573
886275999986,7cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:15:562
886275999985,7cyclictest951657-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:55:382
9630272970,8sleep1963025-21ssh09:40:361
886288999691,2cyclictest0-21swapper/509:15:375
886275999683,6cyclictest1081113-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:35:592
886275999683,6cyclictest1081113-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:35:582
886267999470,6cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:20:200
886267999470,6cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:20:200
886278999383,4cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:40:223
886278999383,4cyclictest896064-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:40:213
886267999130,4cyclictest64550irq/530-eth0-Tx10:13:560
886267999018,21cyclictest0-21swapper/010:50:000
886271998874,7cyclictest922754-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:20:381
886278998775,6cyclictest945515-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:20:443
10119112870,5chrt0-21swapper/010:27:260
886267998610,7cyclictest1112801-21/usr/sbin/munin12:05:200
886267998610,7cyclictest1112801-21/usr/sbin/munin12:05:200
886288998581,2cyclictest0-21swapper/508:40:245
886288998581,2cyclictest0-21swapper/508:40:245
11349012850,7sleep11134898-21ssh12:24:531
10364672850,5chrt0-21swapper/010:50:340
886267998472,4cyclictest64250irq/527-eth0-Tx09:21:270
886283998377,3cyclictest0-21swapper/409:20:304
88626799832,6cyclictest956408-21runrttasks09:34:310
886288998277,2cyclictest0-21swapper/511:05:535
886283998174,3cyclictest0-21swapper/411:00:304
886283998174,3cyclictest0-21swapper/411:00:304
886278998172,4cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:10:563
886278998172,4cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:10:563
886275998167,7cyclictest997692-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:40:502
886267998128,4cyclictest64450irq/529-eth0-Tx12:16:350
886278998068,6cyclictest1072746-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:25:573
886267998029,4cyclictest64250irq/527-eth0-Tx09:25:350
886288997973,3cyclictest0-21swapper/509:35:375
886283997974,2cyclictest0-21swapper/411:10:554
886283997974,2cyclictest0-21swapper/411:10:544
886275997865,6cyclictest1125223-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
12:16:052
886267997828,6cyclictest64450irq/529-eth0-Tx09:15:410
9417222770,4sleep10-21swapper/109:19:301
886283997773,2cyclictest0-21swapper/412:01:024
886283997773,2cyclictest0-21swapper/412:01:024
886283997770,3cyclictest0-21swapper/409:55:414
886275997768,6cyclictest1003656-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:32:572
886278997662,7cyclictest951657-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:48:583
886267997633,4cyclictest64450irq/529-eth0-Tx09:56:520
886267997559,9cyclictest884495-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:15:070
886267997432,5cyclictest886487-21/usr/sbin/munin07:10:380
11027412740,19sleep013-21ksoftirqd/011:55:230
886288997368,2cyclictest0-21swapper/508:35:295
886288997368,2cyclictest0-21swapper/508:35:295
886288997367,3cyclictest0-21swapper/509:00:295
886288997366,3cyclictest0-21swapper/511:35:155
886288997366,3cyclictest0-21swapper/511:35:145
886283997368,2cyclictest0-21swapper/411:30:174
886283997368,2cyclictest0-21swapper/411:30:164
886278997363,4cyclictest884495-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:15:053
886278997361,6cyclictest1123227-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:14:573
886278997361,6cyclictest1123227-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:14:563
886278997358,7cyclictest915918-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:30:223
886278997358,7cyclictest915918-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:30:223
886283997267,2cyclictest0-21swapper/410:10:404
11218672720,14sleep00-21swapper/012:13:040
11218672720,14sleep00-21swapper/012:13:030
886288997064,3cyclictest0-21swapper/508:05:185
886288997064,3cyclictest0-21swapper/508:05:175
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional