You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-16 - 00:08
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack3slot4.osadl.org (updated Sun Feb 15, 2026 12:46:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
261739914765,63cyclictest322348-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
12:35:130
2617899144129,8cyclictest35937-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:49:251
26173991342,54cyclictest0-21swapper/012:25:150
2619099132118,7cyclictest112219-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:09:493
261739912823,76cyclictest35937-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:33:540
261739912457,59cyclictest202042-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:01:330
261739912030,58cyclictest74842-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:11:340
32713121180,6sleep10-21swapper/112:35:261
261739911874,37cyclictest161292-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:44:460
261739911822,48cyclictest74842-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:30:280
2617899116103,6cyclictest229034-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:35:011
261739911536,60cyclictest13-21ksoftirqd/009:50:000
26173991152,92cyclictest220649-21base6411:10:010
261739911520,64cyclictest62718-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:44:490
261739911476,31cyclictest112219-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:53:330
261739911321,39cyclictest239156-21latency_hist11:25:020
261739911266,29cyclictest104997-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:35:400
261739911266,29cyclictest104997-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:35:390
26173991092,90cyclictest0-21swapper/007:15:430
26173991092,83cyclictest0-21swapper/012:15:420
261909910859,13cyclictest161292-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:46:473
261909910859,13cyclictest161292-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:46:463
261789910896,6cyclictest220399-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:10:171
261789910692,7cyclictest145420-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:14:501
261789910692,7cyclictest145420-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:14:491
26173991062,56cyclictest276189-21cron11:55:000
261739910530,15cyclictest69050irq/528-eth0-Tx11:55:310
261739910530,15cyclictest69050irq/528-eth0-Tx11:55:310
26173991052,48cyclictest78587-1kworker/0:0H+mmc_complete@
mmc_blk_mq_complete_work
10:40:010
261739910524,21cyclictest289751-21ssh12:05:240
261739910524,21cyclictest289751-21ssh12:05:240
261789910481,8cyclictest220399-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:09:571
261739910478,19cyclictest202042-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:11:340
261739910321,50cyclictest31819-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:41:210
26110321030,4sleep30-21swapper/311:42:003
261909910291,4cyclictest74842-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:24:393
261859910288,7cyclictest74842-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:39:452
261859910288,7cyclictest74842-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:39:442
261859910288,7cyclictest251388-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:55:012
261739910265,30cyclictest251388-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:42:130
261739910262,31cyclictest22395-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
07:10:260
261739910261,32cyclictest44205-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:55:250
261739910227,12cyclictest69050irq/528-eth0-Tx12:00:450
26173991022,46cyclictest265958-21sort11:45:430
261859910186,7cyclictest72341-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:14:382
261739910165,28cyclictest58208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:59:360
26173991012,47cyclictest308703-21needreboot12:20:270
261739910066,30cyclictest210-21kswapd010:45:260
261739910066,30cyclictest210-21kswapd010:45:250
261739910032,23cyclictest97135-21apt09:30:000
26173991002,52cyclictest321403-21cut12:30:410
26190999884,7cyclictest44205-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:04:293
26173999828,47cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:55:170
26190999783,7cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:01:003
26185999782,8cyclictest241410-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:35:352
26178999783,7cyclictest88254-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:44:461
26178999783,7cyclictest88254-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:44:451
26173999715,31cyclictest0-21swapper/010:22:340
2617399971,51cyclictest86125-21needreboot09:20:270
26190999681,8cyclictest119901-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:59:473
2617399967,14cyclictest136400-21ssh10:00:430
2617399962,6cyclictest146051-21ssh10:09:320
26173999620,16cyclictest166649-21ssh10:25:330
2617399961,90cyclictest0-21swapper/008:25:360
2617399961,45cyclictest0-21swapper/009:15:350
26173999610,32cyclictest69050irq/528-eth0-Tx10:33:070
26190999580,7cyclictest58208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:02:363
26173999543,44cyclictest58208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:50:350
26173999543,44cyclictest58208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:50:340
26190999480,7cyclictest62718-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:44:353
26173999344,26cyclictest212804-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:29:410
26173999320,18cyclictest68950irq/527-eth0-Tx10:55:330
26190999278,7cyclictest31819-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:44:243
26173999258,26cyclictest241410-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:36:130
26173999240,44cyclictest229034-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:30:170
26173999222,36cyclictest69050irq/528-eth0-Tx10:15:310
26190999177,7cyclictest20417-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:29:233
26190999177,7cyclictest20417-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:29:233
26190999176,7cyclictest44205-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:56:343
26190999170,8cyclictest284889-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
12:10:373
26173999139,44cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:51:310
26173999139,44cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:51:300
26173999124,20cyclictest0-21swapper/008:35:130
26190999075,8cyclictest276208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:15:043
26190999074,8cyclictest202042-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:14:583
26185999065,9cyclictest88254-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:26:302
2617399902,46cyclictest109992-21/usr/sbin/munin09:40:210
2617399902,46cyclictest109992-21/usr/sbin/munin09:40:200
2617399902,15cyclictest56310-21latency_hist08:25:010
26185998975,7cyclictest20417-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:24:222
2617399892,47cyclictest0-21swapper/007:25:270
2617399892,47cyclictest0-21swapper/007:25:270
26190998874,7cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:54:553
26190998874,7cyclictest127095-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:54:543
26190998873,8cyclictest322348-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
12:36:213
26190998873,7cyclictest41887-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:53:363
26190998873,7cyclictest20417-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:30:273
26190998873,7cyclictest112219-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:49:543
26173998852,28cyclictest58208-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:49:340
26173998821,21cyclictest0-21swapper/010:10:240
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional