You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-31 - 01:25
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Sun Aug 30, 2026 12:46:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16282409914813,101cyclictest1676319-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:10:110
162824099131107,17cyclictest1736529-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:09:560
162825499118105,6cyclictest1699012-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:39:523
162825499118105,6cyclictest1699012-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:39:523
16282409911469,36cyclictest67450irq/528-eth0-Tx10:04:370
16282409911389,16cyclictest1627924-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:19:210
172449321100,5sleep10-21swapper/109:47:591
16282549911096,7cyclictest1826797-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:15:043
16282549911096,7cyclictest1736529-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:59:553
16282409911017,59cyclictest1876766-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:04:440
162850921080,4sleep013-21ksoftirqd/007:10:140
16282459910792,7cyclictest1670792-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:04:401
1628240991032,73cyclictest1693310-21ssh09:24:190
16282409910263,11cyclictest0-21swapper/007:55:010
1628240991021,77cyclictest0-21swapper/011:15:130
16282409910045,19cyclictest0-21swapper/011:05:360
16282409910045,19cyclictest0-21swapper/011:05:350
1628254999986,6cyclictest1658865-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
08:29:363
1628258999589,3cyclictest0-21swapper/408:39:354
1628254999582,6cyclictest1636625-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:39:263
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional