You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 03:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Thu Sep 18, 2025 00:46:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
692175222402225,6sleep1691003-21kworker/1:1+events@
dbs_work_handler
19:05:321
693190991543,118cyclictest744366-21kworker/u12:0+ext4-rsv-conversion@
ext4_end_io_rsv_work
21:40:010
693190991543,118cyclictest744366-21kworker/u12:0+ext4-rsv-conversion@
ext4_end_io_rsv_work
21:40:010
69319999126112,7cyclictest805155-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
22:37:282
693190991262,111cyclictest797459-21/usr/sbin/munin22:00:190
69321299124118,3cyclictest0-21swapper/521:17:135
69321299124118,3cyclictest0-21swapper/521:17:135
69319999122108,7cyclictest718974-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:17:022
69319999121107,7cyclictest696912-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
19:31:472
693190991212,106cyclictest0-21swapper/000:28:270
69320899117111,3cyclictest0-21swapper/419:11:454
69320899117111,3cyclictest0-21swapper/419:11:444
69320399117103,7cyclictest805155-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
22:32:253
69320399115101,6cyclictest716932-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
20:27:033
69320399115101,6cyclictest716932-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
20:27:033
6931909911389,18cyclictest905832-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:46:170
6931909911389,18cyclictest905832-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:46:170
6931999910994,7cyclictest712754-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
20:02:002
6931909910975,22cyclictest64550irq/530-eth0-Tx23:10:010
6931909910975,22cyclictest64550irq/530-eth0-Tx23:10:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional