You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-24 - 15:24
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Sun May 24, 2026 12:46:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
232362499158121,29cyclictest2553080-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:55:360
232362499158121,29cyclictest2553080-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:55:350
232363999147133,7cyclictest2553080-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:15:373
232363999139124,8cyclictest2592250-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
12:00:353
232363999139124,8cyclictest2592250-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
12:00:343
232362499136105,24cyclictest2465130-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:25:110
232363999128102,8cyclictest2380919-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:40:023
23236249912786,31cyclictest68950irq/527-eth0-Tx11:15:330
2323624991272,99cyclictest0-21swapper/008:45:360
23236249912456,16cyclictest0-21swapper/010:35:210
232363999123111,6cyclictest2415653-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:45:023
23236249912373,24cyclictest69150irq/529-eth0-Tx12:35:210
23236249912373,24cyclictest69150irq/529-eth0-Tx12:35:200
23236249912370,42cyclictest69050irq/528-eth0-Tx09:05:010
2323624991232,67cyclictest0-21swapper/007:15:160
2323624991232,67cyclictest0-21swapper/007:15:160
23236249912057,13cyclictest0-21swapper/011:04:030
23236249912048,13cyclictest2456629-21ld10:15:310
23236249912048,13cyclictest2456629-21ld10:15:300
2323624991191,78cyclictest0-21swapper/010:30:320
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional