You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-24 - 03:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Fri Apr 24, 2026 00:46:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20393599140113,8cyclictest357081-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
22:47:531
2039309914086,46cyclictest468003-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
00:05:190
2039309914086,46cyclictest468003-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
00:05:180
2039309912943,35cyclictest378298-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:55:450
2039309912580,25cyclictest338889-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:12:380
2039309912427,71cyclictest439519-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
23:36:560
2039309912427,71cyclictest439519-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
23:36:550
203930991238,68cyclictest0-21swapper/022:50:270
20394499121108,7cyclictest393070-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:52:583
2039309912066,45cyclictest338889-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:25:390
203930991189,90cyclictest13-21ksoftirqd/022:00:360
203930991189,90cyclictest13-21ksoftirqd/022:00:360
20394899117111,3cyclictest0-21swapper/400:08:014
20394899117111,3cyclictest0-21swapper/400:08:014
2039309911751,42cyclictest250309-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
21:10:320
2039309911751,42cyclictest250309-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
21:10:310
20394499116102,7cyclictest265061-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:07:473
20393599114100,7cyclictest314150-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
22:12:471
2039309911387,19cyclictest393070-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:15:270
2039309911372,26cyclictest393070-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:25:420
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional