You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-28 - 12:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Tue Oct 28, 2025 00:46:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
37721102390379,6sleep50-21swapper/519:07:375
3772454991298,103cyclictest3843872-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
21:46:170
3772454991298,103cyclictest3843872-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
21:46:160
377246899127113,7cyclictest3862433-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
21:53:233
377246899125110,8cyclictest3862433-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
21:48:223
377246899125110,8cyclictest3862433-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
21:48:213
37724549912523,84cyclictest3877296-21ssh22:00:430
37724549912523,84cyclictest3877296-21ssh22:00:420
377246899124111,6cyclictest4006029-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
00:03:453
377246899124111,6cyclictest4006029-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
00:03:453
377246899124109,7cyclictest4006029-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
00:13:493
3772454991241,87cyclictest3924601-21kworker/u12:3+rpciod@
rpc_async_schedule
23:35:350
37724549912410,85cyclictest64550irq/530-eth0-Tx00:27:160
37724549911983,29cyclictest3896627-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
22:33:320
37724549911983,29cyclictest3896627-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
22:33:320
37724549911582,27cyclictest3915703-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:48:340
37724549911473,31cyclictest64250irq/527-eth0-Tx21:05:410
37724549911473,31cyclictest64250irq/527-eth0-Tx21:05:400
37724549911317,61cyclictest3907165-21ssh22:26:590
3772454991131,102cyclictest0-21swapper/020:45:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional