You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-16 - 23:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rack3slot4.osadl.org (updated Sun Aug 16, 2026 12:46:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1103584228232803,6sleep31100647-21kworker/3:3+events@
dbs_work_handler
07:05:223
1104841225942566,10sleep01103317-21kworker/0:0+events@
dbs_work_handler
07:08:580
1104753210181003,7sleep11104096-21kworker/1:2+events@
dbs_work_handler
07:07:461
11050819915758,15cyclictest1117148-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:49:060
11050819911221,63cyclictest0-21swapper/009:47:250
11050819910768,16cyclictest67450irq/528-eth0-Tx10:15:250
11050819910768,16cyclictest67450irq/528-eth0-Tx10:15:250
11050819910739,43cyclictest1151354-1kworker/0:1H-events_highpri12:00:410
11050909910492,6cyclictest1222550-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:04:432
11050819910225,63cyclictest0-21swapper/011:15:450
11050819910225,63cyclictest0-21swapper/011:15:440
11050819910169,24cyclictest1333695-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:39:480
11050819910046,36cyclictest1151354-1kworker/0:1H-events_highpri10:35:390
1105090999985,7cyclictest1374587-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:09:542
1105081999968,23cyclictest1214470-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
09:59:290
1105081999967,24cyclictest1235612-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:29:400
1105081999967,24cyclictest1235612-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:29:400
1105081999727,4cyclictest67650irq/530-eth0-Tx12:20:320
1105081999457,16cyclictest1381917-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:10:140
1105081999259,16cyclictest1222550-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:14:390
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional