You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-13 - 17:14
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot4.osadl.org (updated Tue Jan 13, 2026 12:46:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
452398231233098,16sleep50-21swapper/507:05:185
4532542313295,10sleep2431205-21kworker/2:2+events@
dbs_work_handler
07:05:392
45420399156111,38cyclictest594428-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:39:530
4542039914667,66cyclictest487112-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:42:410
4542039914667,66cyclictest487112-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
08:42:400
4542039913363,33cyclictest495207-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:41:590
4542039913198,26cyclictest495207-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:53:340
45420399127102,17cyclictest730981-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
12:25:150
4542039912345,40cyclictest635850-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:30:250
4542039912327,14cyclictest0-21swapper/010:00:450
45420799121107,7cyclictest500997-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
09:19:371
45420799121107,7cyclictest495207-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
09:14:361
4542039912190,23cyclictest551522-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
09:59:430
4542039911773,36cyclictest674017-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:05:520
4542039911773,30cyclictest674017-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:53:030
4542039911659,38cyclictest586807-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:51:130
45420799115101,7cyclictest617395-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:49:561
4542079911498,8cyclictest586807-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:34:541
4542039911355,50cyclictest650707-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
11:24:570
4542039911261,43cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:22:120
4542039911261,43cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:22:110
4542039911251,39cyclictest460027-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
07:46:140
4542039911070,32cyclictest635850-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:05:020
4542039910977,24cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:05:100
4542039910977,24cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:05:090
4542039910951,34cyclictest69050irq/528-eth0-Tx09:30:530
4542039910951,34cyclictest69050irq/528-eth0-Tx09:30:520
4542039910873,26cyclictest457918-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
07:25:270
4542039910849,50cyclictest635850-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:35:400
4542039910674,24cyclictest635850-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:17:060
4542039910674,24cyclictest635850-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
11:17:050
4542039910655,43cyclictest594428-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:45:380
4542079910389,7cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:09:501
4542079910389,7cyclictest560158-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:09:491
4542169910288,7cyclictest680327-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:55:103
4542169910288,7cyclictest680327-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:55:103
4542039910167,14cyclictest479489-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:24:260
4542079910087,6cyclictest586807-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
11:06:021
4542039910074,16cyclictest594428-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
10:30:150
4542039910065,15cyclictest607108-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
10:44:540
4542039910064,15cyclictest479489-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:19:280
454203999972,20cyclictest692404-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:00:120
454203999969,23cyclictest453205-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
07:19:150
454203999866,17cyclictest680327-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:42:150
454203999865,16cyclictest540190-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
10:29:330
454203999864,15cyclictest741141-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
12:34:160
454216999783,7cyclictest586807-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
10:29:513
454203999760,16cyclictest472193-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
08:05:130
454203999760,15cyclictest692404-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
12:11:350
454216999678,9cyclictest466016-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
07:51:363
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional