You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-17 - 02:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot4.osadl.org (updated Tue Jun 17, 2025 00:46:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1616425222392214,16sleep40-21swapper/419:05:214
161790099158125,24cyclictest1782350-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
23:03:130
161792299119113,3cyclictest0-21swapper/520:52:595
16179009910898,7cyclictest1773329-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
00:38:270
16179109910694,6cyclictest1788768-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:13:163
16179109910694,6cyclictest1788768-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:13:153
16179109910694,6cyclictest1659285-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
20:58:023
16179059910692,7cyclictest1753635-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:33:101
16179059910692,7cyclictest1753635-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:33:091
16179009910590,8cyclictest1854728-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:58:220
17278802980,8sleep013-21ksoftirqd/022:05:030
17278802980,8sleep013-21ksoftirqd/022:05:020
1617916999793,2cyclictest0-21swapper/420:52:594
1617900999683,6cyclictest1838610-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
23:43:200
1617900999683,6cyclictest1838610-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
23:43:190
1617910999482,6cyclictest1827006-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:33:193
1617910999482,6cyclictest1827006-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:33:183
1617900999383,7cyclictest1722540-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:18:080
1617900999383,7cyclictest1722540-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:18:070
1617900999264,18cyclictest64350irq/528-eth0-Tx19:40:170
1617910999179,6cyclictest1876265-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
00:18:233
1617905999179,6cyclictest1676549-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
21:53:061
1617909999076,7cyclictest1722540-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:23:072
1617909999076,7cyclictest1722540-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
22:23:062
1617916998671,9cyclictest1673711-21ssh21:17:394
1617900998611,55cyclictest64550irq/530-eth0-Tx21:25:400
1617922998478,3cyclictest0-21swapper/521:08:005
1617922998476,4cyclictest0-21swapper/521:41:545
1617909998471,6cyclictest1773329-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
00:23:232
1617905998471,6cyclictest1591743-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
19:57:561
1617900998457,17cyclictest64250irq/527-eth0-Tx23:35:450
1617900998425,46cyclictest0-21swapper/023:15:010
1617900998425,46cyclictest0-21swapper/023:15:000
1617922998378,2cyclictest0-21swapper/520:21:435
1617900998364,8cyclictest64450irq/529-eth0-Tx21:45:380
1617900998356,8cyclictest1734985-21wc22:10:390
1617900998356,8cyclictest1734985-21wc22:10:380
1617900998348,17cyclictest0-21swapper/020:30:250
1617922998277,2cyclictest0-21swapper/520:35:395
1617905998269,6cyclictest1670831-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
21:33:041
1617905998269,6cyclictest1670831-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
21:33:031
1617916998169,7cyclictest1845687-21ssh23:45:454
1617916998169,7cyclictest1845687-21ssh23:45:454
1617909998167,7cyclictest1715395-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:03:072
1617909998167,7cyclictest1715395-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:03:072
1617905998167,7cyclictest1773329-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
23:53:201
1617900998153,18cyclictest64250irq/527-eth0-Tx00:10:290
1617900998153,18cyclictest64250irq/527-eth0-Tx00:10:280
161790099811,3cyclictest0-21swapper/019:10:270
1617900998052,16cyclictest64350irq/528-eth0-Tx19:50:350
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional